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CHAPTER 1: INTRODUCTION 
1.1 BACKGROUND  
 Graphene is the first single layered two-dimensional (2D) material successfully exfoliated 
from its bulk material by Novoselov et al. They used a micromechanical cleavage method to 
exfoliate.[3] It gained great attention from the scientific community due to the properties of its 
atomically thin structure. These properties open new possibilities for the development of 
electronics,[4, 5], spintronics, sensers,[6, 7], and energy storage devices.[8]  However, graphene does 
not have a band gap. The lack of a band gap is a major obstacle for application in digital 
electronics.[9]  Scientists tried to overcome this problem by engineering a band gap in graphene. [9] 
In some cases, a band gap can be created in graphene. Band gaps up to 250 meV can be created 
in bilayer graphene using a perpendicular electric field.[10] But, this method degrades the carrier 
mobility. Therefore, transition metal dichalcogenides (TMDs) such as MoS2, WSe2, WSe2, and 
MoSe2 emerged as an alternative to graphene. TMDs  have demonstrated a multitude of 
graphene-like properties desirable for flexible electronics and optoelectronics, [11-16] including a 
moderately high carrier mobility, mechanical flexibility, chemical and thermal stability, and 
moreover offering the significant advantage of a substantial band gap essential for digital 
electronics.[17-22]  
1.2 TRANSITION METAL DICHALCOGENIDES (TMDS)  
 Scientists then started investigating other 2D metals, semiconductors, and insulators. 
Transition metal dichalcogenides (TMDs) got a lot of attention from the scientific community 
after several failed attempts to make graphene into a good candidate for digital electronics. 





bond, thermal, chemical, and mechanical stability.  They also have a substantial band gap that is 
required for application in digital electronics..[23] 
Figure 1.1: TMDs showing their layered structures.[24] 
For example, monolayer MoS2 has a direct optical band gap of around 1.8 eV. TMDs are 
also mechanically flexible which makes them usable in flexible electronics. TMDs are described 
by the chemical formula MX2 (M = Ti, Zr, Hf, V, Nb, Ta, Cr, Mo, W, Pt and X = S, Se, Te). The 
atomically thin layers of covalently bonded TMDs (MX2) can be obtained from bulk MX2 using the 
mechanical exfoliation method. This is possible due to the weak Van der Waals force between 
the layers. TMDs exhibit two different types of layered structures, namely prism structure and 
octagonal structure. The different lattice symmetry is shown  in figure 1.2 . [25] The periodic table 
shown in figure 1.2 has transition metals and chalcogens highlighted. These metals and 
chalcogens can be combined to form different types of TMDs such as MoS2, WSe2, MoSe2, etc. 
To the right of the periodic table in figure 1.2 there are two images showing different structures 
of TMD. In the octahedral structure of TMD, metal atoms are inserted between the atomic layers 





bound by van der Waals attraction. A monolayer of TMD has a thickness of about 0.6 nm to 0.7 
nm. 
Figure 1.2 The picture at the left shows the transition metal and 3 chalcogen elements highlighted 
in the table. The middle pic shows the Trigonal prismatic structure and the right most picture is 
the Octahedral structure.[25] 
 
MX2 hexagonal crystals are structured as X-M-X.  The 2D layers are bonded by covalent 
bonds and are stronger than the interaction of the atoms between the two different planes. The 
weak interaction between the layers is called van der Waals interaction. The weak van der Waals 
interaction between the layers, and the strong covalent bonds binding the atoms in each layer 
allows us to split the material into atomically thin layers. Some other unique properties of TMDs 
are ultra-smooth atomic layers, no dangling bonds, no trap states, no interface traps, a tunable 
band gap, and high carrier mobility. These beneficial properties have attracted the interest of 
researchers so that it can be implemented in groundbreaking applications such as flexible 
electronics,[26] optoelectronics,[27] spintronics,[28] and atomically thin field-effect transistors 
(FETs).[29] FETs with atomically thin 2D channels are immune to short channel effects. [30] The 





roughness scattering and interfacial traps. Furthermore, the direct band gap in monolayer TMDs 
also makes them promising candidates for novel optoelectronic devices.[31, 32] 
1.3 CHALLENGES AND DIFFICULTIES IN TWO DIMENSIONAL MATERIALS  
 Among the wide range of TMDs, molybdenum disulfide (MoS2) and Tungsten disulfide 
(WSe2) are the most studied ones.  When Molybdenum is sandwiched between Sulphur atoms, 
MoS2 layers are formed with an indirect bandgap 1.2 eV. When MoS2 monolayer is formed, the 
1.2 eV indirect bandgap is converted to a 1.8 eV direct bandgap. Whereas, when Tungsten is 
sandwiched between Selenium atoms, WSe2 layers with an indirect bandgap of 1.2 eV is formed. 
However, when the WSe2 monolayer is formed, the bandgap is converted to a direct bandgap of 
1.7 eV. Although there have been a lot of research in those TMDs, forming an ohmic contact is 
still not possible with the commonly used methods.  This hinders the research of the properties 
and characteristics of FET, and their possible applications. 
 TMD FET devices are fabricated on substrates because they need support and to place 
electrodes to measure their electrical properties. The metal-semiconductor contact plays a 
crucial role in the performance of FET devices. There are many different factors that can create 
issues with metal-semiconductor contact. When a metal and a semiconductor having the work 
function Φm and electron affinity χ are brought in contact, they form a metal-semiconductor 
contact. Charge transfers between the fermi levels of both the metal and semiconductor come 
to an equilibrium as shown as in figure 1.3 below.  Figure 1.3 shows the band diagram before 
they are in contact where the metal work function (Φm) is bigger than the semiconductor work 
function (Φs). When the metal and semiconductor are in contact with each other, the fermi level 





function and the electron affinity of the semiconductor creates a potential barrier called Schottky 
barrier which has barrier height (ΦB). 
Figure 1.3 Band diagram for n-type semiconductor and metal. (a) Band diagram of metal and 
semiconductor before they are in touch (b) band diagram for metal and semiconductor after they 
brought in touch. 
 
 Schottky barrier formation is a ubiquitous phenomenon that occurs at metal-
semiconductor contacts as shown as in figure 1.4 below.  Figure 1.4 (a) describes the energy band 
diagram of MS interface before equilibrium. When a metal is placed in contact with a 
semiconductor, charge transfer between them usually creates a surface charge layer on the 
metal surface and an extended space charge (depletion) region of equal magnitude and opposite 
sign in the semiconductor. This produces a macroscopic dipole. Consequently, an energy barrier 
is formed to prevent carriers from moving between the metal and semiconductor as shown as in 
figure 1.4 (b). In ideal metal-semiconductor contacts, the height of this energy barrier, known as 
Schottky barrier (SB), is determined by the Schottky-Mott rule: 𝛷𝑆𝐵 ,𝑝 = 𝐼 −𝑊 , and 𝛷𝑆𝐵 ,𝑒 =𝑊 −
𝜒, where 𝛷𝑆𝐵 ,𝑝 and 𝛷𝑆𝐵 ,𝑒 are the Schottky barrier height (SBH) for holes and electrons, 
respectively, W is the work function of metal,  I is the ionization energy, and χ is the electron 
affinity of semiconductor. Theoretically, the Schottky-Mott rule also predicts a negative SBH for 





𝑊 > 𝐼 (or 𝑊 < 𝜒). In this case, an accumulation region of holes (electrons) occurs in the 
semiconductor at the metal-semiconductor interface. This creates an ohmic contact with no 
Figure 1.4 Schottky Barrier formation (a) Right after Metal and semiconductor are placed 
together and before forming equilibrium (b) Energy band diagram after equilibrium is reached. 
 
energy barrier. Experimentally, however, a finite positive SBH associated with a depletion region 
in the semiconductor is often observed at the metal-semiconductor interface (even when 𝑊 > 𝐼 
or 𝑊 < 𝜒 ). This phenomenon is referred to as Fermi-level pinning.[33] These interface states can 
absorb charge, and consequently form an atomically scaled dipole layer at the metal -
semiconductor junction in addition to the macroscopic dipole. The strength of the Fermi-level 
pinning is quantified by an S-parameter in the range of 0 to 1, indicating to-what-degree the 





Mott rule (S = 1 in the Schottky-Mott limit; and S = 0 in the strong Fermi-level pinning limit).[34] 
Fermi-level pinning also occurs in semiconductor heterojunctions, arising from an atomic scale 
dipole at the interface of two semiconductors. As a result, the band offsets of the two 
semiconductors deviate from the theoretical prediction of Anderson’s rule (also known as 
electron affinity rule).[35] In the extreme case, where one of the semiconductors forming the 
junction is degenerately doped, semiconductor heterojunctions become Schottky junctions. 
 Ideally, fermi-level pinning can be avoided by eliminating interface states at the 
metal/semiconductor contacts. In practice, however, it is extremely challenging to eradicate 
interface states.  The formation of interface states at metal/semiconductor junctions is a complex 
phenomenon and can have multiple origins.[36] Particularly, structural, chemical and electronic 
disorder already present in the semiconductor or created during the metal deposition or induced 
by the substrate can all generate defect-induced gap states (DIGS). At a metal/semiconductor 
interface, the wave-function of electrons in metal can penetrate the semiconductor, forming a 
continuum of metal-induced gap states (MIGS). In addition, chemical bonds and strains at 
metal/semiconductor interfaces may also create interface states.[34]  The convolution of multiple 
factors involved in fermi-level pinning presents a major challenge to create low-resistance ohmic 
contacts with vanishing SBHs for semiconductor electronic devices. To circumvent this challenge, 
low-resistance ohmic contacts in silicon-based electronic devices is achieved via thinning the sb 
width by degenerately doping the semiconductor in the contact regions. This is realized by 
selective ion-implantation doping of the drain and source contact regions under the metal 
electrodes. However, the atomic thickness of layered 2d materials prevents controlled and 





in order to achieve low resistance ohmic contacts. Metals of very low and high work functions 
have been used in attempts to eliminate the SB for the electron and hole channels of 2d 
semiconductors, respectively, but yielded only limited success largely due to the fermi-level 
pinning effect.[37, 38] various alternative strategies to reduce the contact barrier such as surface 
and substitutional doping,[1, 19, 20, 39, 40] phase-engineering,[41, 42] use of graphene contacts[13, 22, 43, 
44], insertion of a work-function-matching buffer layer,[45] and edge contacts[46, 47] are still 
deficient as they have insufficient air or thermal stability, limited spatial definition of the contact 
regions, or do not offer true ohmic contacts. 
 The carrier transport through the Schottky barrier at metal-semiconductor contacts 
depends upon temperature.  There are different types of carrier transport at MS junction as 
described below. 
Thermionic Emission:  
 There are several carrier transport phenomena at the junction of Schottky Barrier such as 
thermionic emission and tunneling. Thermionic emission is the carrier transport process in which 
electrons having higher energy by virtue of temperature than Schottky barrier height cross over 
the Schottky Barrier. Thermionic carrier transport through the top of the SBH depends on gate 
voltage (VGS) as shown as in figure below. Gate voltage modulates the band alignment in channel 
material through surface potential (qΨS).                                                                                               
 The thermionic current is given by  
    IThermal = A*T2exp (
−qΦ
𝐾𝑇
)                 1.1 
Where, Φ is the barrier height and A* is called Richardson Constant, T is temperature, q 





      A* = 4𝜋qm*K2/h3                    1.2 
Tunneling: 
The carrier transport process at the junction of Schottky barrier in which barrier is 
sufficiently thin enough for carriers to tunnel through it is called tunneling. Tunneling is a 
quantum mechanical process. In quantum mechanics, the electrons can be represented by 
wavefunctions which can penetrate the barrier without being terminating abruptly on the wall 
of the barrier. Therefore, the probability of a charge carrier to tunnel through a Schottky barrier 
with finite height is not zero.  
1.4 CONTACT ENGINEERING 
 Contact resistance of a Metal-semiconductor junction can be lowered by reducing the 
Schottky barrier height or by thinning the Schottky barrier via degenerately doping the contact 
area. 
 Ideally, Ohmic contact can be achieved by choosing a metal with the proper work 
function. If the Fermi level of a metal is above the conduction band or below the valence band of 
P type or N type materials, ohmic contact free of a Schottky barrier is achievable in principle. The 
fermi level depends on metal-semiconductor interaction where surface states are induced at the 
bandgap at and around the junction.[48, 49]  
 The Schottky barrier height (SBH) can be thinned in such a way that the charge can pass 
through the barrier leading to the ohmic contact between the metal and semiconductor. In 
1.4.1 Reducing the Schottky barrier height by choosing metal of suitable work 
function. 





Silicon based devices, heavy ion implantation is used to dope the source and drain regions. 
However, the atomic thickness of 2D TMDs prevents selectively doping the drain and source 
regions by ion implantation. There are several alternative methods that can be used to dope 
TMDs. Chemical doping can be used to obtain heavy doping profile. Some of the examples of this 
method are the doping of MoS2 by potassium vapor, chloride molecular doping, benzyl viologen 
which result in large drive currents and reduced contacts.[1, 50-52] Besides these benefits of the 
chemical doping method, it is very difficult to control the doping area. This method also leads to 
thermal and chemical instability. In a similar way, ionic liquid can be used to obtain large double 
layer capacitance, which can shift the fermi level of the channel and obtained low contact 
 
Figure 1.7 Chemical doping on TMD FET (a) Cl-doped FET with Au/Ni contact[51] (b) Benzyl Viologen doping 
on MoS2 with Au/Ni contacts[1]  (C) Ionic Liquid gate on MoS2 FET[53] 
 
 
resistance. Ionic liquid method also results high on-off current ration and ambipolar transport 
characteristics.[53] However, ionic-liquid method is not feasible for practical application because 
ionic liquid is not stable in ambient environment. 
 A semiconducting interlayer offers an opportunity to solve the Schottky barrier problem.  
Nearly ohmic contacts can be achieved by using an atomically thin semiconductor as a contact 
interlayer to minimizes the Schottky barrier height.[54]  





 When MoS2 ultrathin layer was inserted in between MoA2 channel and contact metal, the 
SBH has drastically reduced from ~ 100 meV to ~ 25 meV. In addition, the contact resistivity, 
current transfer length, and two terminal mobility at room temperature have also drastically 
changed from ~ 6 x 10-5 Ω cm2 to 1 x 10-6 Ω cm2, 425 nm to ~ 60 nm, 30 cm2V-1s -1 to ~ 60 cm2V1s 
-1.[55] This new contact method  has given drastic improvements in performance while minimizing 
tunneling barrier at MS junction and without adding any additional issues however it cannot 
completely eliminate or diminish the SBH. 
 TMD materials can exist as Metals, Semiconductors, and Insulators. Semiconducting 
TMDs exhibit thermal stability in 2H phase (trigonal prismatic).[56]  This 2H phase typical in 
semiconductor TMDs is found in the structure of X-M-X (X refers to Chalcone, and M refers to   
Figure 1.8 Different phases of TMD (a) TMD in 1H Phase (b) 1T Phase (c) distorted 1T and 1T’ phase (d) 
TMD in 2H Phase metallic phase due to the chemical intercalation.[2, 56-58]  
 
transition Metal). Some TMDs with octahedral sequences can be found on metallic 1T phase 
also.[33]  The 2H semiconducting phase can be converted to a 1T metallic phase, which can be 





 Figure 1.9: Schematic diagram of conversion of 2H to 2HI/1T phase [2] FETs.[57] 
used to form ohmic contact.[2] n-Butyl Lithium (n-BuLi) can be used to exfoliate and treat 2H 
semiconducting TMDs and to convert it to 1T metallic TMD. When a TMD semiconductor is. 
treated with n-BuLi, the structure of the 2H phase TMD semiconductor is changed to the 1T. 
When Lithium is intercalated in semiconductor TMD, the trigonal symmetry (2H) is converted 
into the octahedral symmetry intercalated into (1TPhase). This intercalation also causes some 
crystal defects and trap states to form in the junction between the metal and semiconductor  
when the one phase moves to another phase.  n-BuLi in liquid form is usually used for the phase 
conversion[59-61] as shown as in figure 1.9.  Figure 1.11 above show the conversion of   2H MoS2 
to 1T MoS2 through treatment of n-butyllithium. This conversion leads to reduced contact 
Figure1.10: Bottom gated 1T Phased MoS2 devices with gold electrodes (b) Optical microscopy 
image of the Bottom gated 2H Phased MoS2 devices with gold electrodes[62] 
 





 Van der Waals (vdW) contacts have recently emerged as a promising contact engineering 
strategy to minimize the fermi-level pinning effect at the 2d metal-semiconductor interface. Van 
der Waals interaction is created by electrical interaction between neutral atoms or molecules 
that are very close to each other. It is the weakest intermolecular interaction. According to 
Uncertainty principle and Schrodinger’s principle, Quantum Mechanics underlines the movement 
of electrons in an atom. As Uncertainty principle states the energy of an electron can never be 
zero. Therefore, the electron is constantly moving around the orbit. Schrodinger equation shows 
the possibility of finding the electron in an orbit is anywhere in the orbit. This suggests that the 
electrons in an atom are constantly moving in atom which leads a strong possibility of formation 
of dipole. When atoms or molecules with equal and opposite charge are separated by a small 
distance, a dipole is formed. Van der Waals force is the weakest intermolecular force and consist 
of dipole-dipole forces and dispersion forces.  
 The fluctuation of polarization between uncharged atoms or molecules gives rise to Van 
der Waals interaction. When the distance between the atoms or molecules increases, the Van 
der Waals interaction decreases and vanished quickly. When the electron density around the 
nucleus of an atom undergoes a transient shift, it is common for Van der Waals forces to arise.  
Van der Waals interaction decreases and vanished quickly. When the electron density around the 
nucleus of an atom undergoes a transient shift, it is common for Van der Waals forces to arise. 
For example, when the electron density increases in one side of the nucleus, the resulting 
transient charge may attract or repel a neighboring atom. The nature of these forces is 
dependent on the distance between the atoms.  





 Electrical contacts formed by transferring prefabricated metal electrodes onto 2d 
semiconductors demonstrate that SBHs can approach the Schottky-mott limit. This was 
attributed to the minimization of structural and chemical defects at the interface by avoiding 
direct metal deposition onto the 2d semiconductors.[64] However, these are still depletion-type 
contacts with a notable positive SBH even when the work function of metal (e.g., Pt.  with a work 
function of 5.6 eV) is significantly larger than the ionization energy of 2d semiconductors (e.g., 
Few-layers wse2 and mos2), indicating that fermi-level pinning is still present (although weaker 
compared to directly deposited metal contacts). The fermi-level pinning effect at the interface 
between the transferred metal and 2d semiconductor may be attributed to the finite surface 
roughness of transferred elemental metal electrodes and/or metal induced gaps states (MIGS).[65] 
To date, accumulation-type ohmic contacts completely free of a SB have not been experimentally 
demonstrated in 2d semiconductor FET devices to the best of our knowledge.  
1.5 SCOPE OF DISSERTATION  
The focus of this dissertation is to explore the fundamental contact properties of WSe2. 
Specifically, to study the effect of the top and bottom dual gate on WSe2 FETs. Although, some 
of the existing methods can significantly reduce the effect of Schottky barrier, the Schottky 
barrier still exist on the metal semiconductor contact. The Schottky barrier can be practically 
eliminated by accumulation type ohmic contact. In this dissertation, we demonstrate 
accumulation type Ohmic Van der Waals contact on nearly intrinsic WSe2. We fabricate 2D 
degenerately doped p-MoS2 contacts on nearly intrinsic WSe2 semiconductor which act as metal 
semiconductor Junction. We demonstrate accumulation type ohmic contact which are free from 





 Some of the existing methods to reduce the effect of the SBH is not practically useful due 
to their limitations. Methods like ionic liquid cannot be used in mass production due to the non-
feasibility in mass production and thermal instability. Overcoming SBH by using metal of suitable 
work function is not a practical approach because it introduces other issues such as creating 
surface states or trap states which limits the carrier transport. The method where insulator 
interlayer is used in between contact and TMD channel is not also feasible. The insulator 
interlayer method can reduce the SBH however it introduces a tunneling barrier. Therefore, this 
method is also not significant. Introducing semiconductor interlayer in between contact and 
channel material can reduce the effect of SBH but it cannot eliminate the SBH. In this dissertation, 
we present the accumulation type Van der Waals ohmic contact where the Schottky barrier can 
be eliminated without introducing any other issues or barriers. 
Chapter 2 focuses on the experimental methods where the device fabrication and 
characterization techniques are discussed. To elucidate the physical mechanism of the van der 
Waals contact, dual-gated WSe2 FETs were fabricated with degenerately p-doped MoS2 as the 
contact material. Chapter 3 presents how the electrical properties of WSe2 FET behave with 
application of either back or top gate with p-MoS2 or p-WSe2 contacts. Chapter 4 concentrates 
on the electrical properties of dual-gated WSe2 devices with p-MoS2 or p-WSe2 contacts. Finally, 
chapter 5 focuses on details about how this can be used in future applications with different 








CHAPTER 2 FABRICATION AND CHARACTERIZATION OF 2D MATERIALS  
 In this chapter, we focus on the experimental techniques used to fabricate and 
characterize 2D materials and devices. This includes different sample transfer methods, electron 
beam lithography, metal deposition, optical microscopy, atomic force microscopy (AFM) and 
electrical measurements. 
2.1 FABRICATION OF ATOMICALLY THIN TMD MATERIALS  
 In the present work, we fabricate dual gated Field Effect Transistors (FET) with p doped 
MoS2 as bottom contacts. We have used a hBN substrate to fabricate the FET. We first transfer 
clean p doped MoS2 bottom contacts onto the hBN substrate and then the clean WSe2 channel is 
transferred onto the contacts. The clean hBN piece is transferred over the channel and contact 
regions to make the top gate. We then study the electrical properties of the FETs. 
Substrate cleaning: 
 Devices of 2D materials used in this study are fabricated on degenerately doped Si 
substrates with 270nm -290 nm of thermal oxide. To assist with the sample identification, 
characterization, and subsequent device fabrication by electron beam lithography (EBL), 
standard photolithography techniques are used to fabricate EBL alignments on Si wafer. First, a 
4-inch Si wafer with thermal oxide is dehydrated at 115oC on a hot plate. The substrate must be 
cleaned and dehydrated very well to avoid any delamination during the process. If any trace 
residue, moisture is left on the substrate, they will let the developer will go into a photoresist 
pattern and destroy the pattern. 
Applying Photoresist: 





 The Si wafer is treated with Hexamethyldisilane (HDMS) to improve the adhesion of the 
photoresist (PR). The photoresist is applied at the center of the wafer. Then the wafer is spin- 
coated with photoresist. The thickness of the photoresist layer depends on the spin rate of the 
 wafer. The higher the spin rate, the thinner the photoresist layer and vice versa. 
  Figure 2.1 Photoresist coating on Si wafer. 
Soft Bake: 
Devices of 2D materials used in this study are fabricated on degenerately doped Si 
substrates with 270 -290 nm of thermal oxide. To assist the sample identification, 
characterization, and subsequent device fabrication by electron beam lithography (EBL), 
standard photolithography techniques are used to fabricate EBL alignments on Si wafers. First, a 
4-inch Si wafer with thermal oxide is dehydrated at 115oC on a hot plate. Subsequently, the Si 
wafer is treated with Hexamethyldisilane (HDMS) to improve the adhesion of photoresist (PR). 
Then the wafer is spin coated with photoresist, followed by soft baking it on a hot plate to remove 







 Ultraviolet (UV) and near Ultraviolet (UV) light is used for the purpose of exposure. It is 
very crucial to have the correct wavelength of rays produced. It is also very important to optimize 
 the correct exposure dose. 
Figure 2.2 Workflow process of Photolithography process. (a) removing moisture by dehydration 
bake (b) Application of HDMS (c) Application of Photoresist (d) soft bake at 1150C that will remove 
unwanted solvent present in resist (e) UV light exposure (f) post exposure baking (g) developing 
the patterns (h) Descum: using Oxygen plasma in order to etch any remaining residue of PR (i) 
Metal deposition (j) 4-inch wafer ready further divided to 2 cm * 2cm wafer pieces. 
 
Post Exposure bake and Development of Image: 
 A mask with a pre-exposed area with the same shape and size of desired pattern is used 
to create the pattern on the wafer. A post exposure baking (PEB) process is done on the wafer 
after UV exposure. This PEB process helps the reaction under UV exposure. The patterns are 
developed by immersing the wafer in solvent. The solvent removes the PR at the exposed area. 
Oxygen plasma is used on the wafer after the pattern development to remove any residual PR 
layer from the exposed area. Once this is done, metal (usually Au/Ti) is deposited on whole wafer 
by an electron-beam assisted metal evaporation process. Afterward, the wafer is cut into 1*1cm 






 Figure 2.3:  Schematic diagram of development of the image  
 
2.2 DEVICE FABRICATION  
 Device fabrication involves several steps which are explained as follows. 
 Sample preparation mainly includes 2 techniques. Sample preparation by mechanical 
exfoliation on scotch tape and then onto Si-substrates and sample exfoliation using scotch tape 
and then transferred onto PDMS.  
 Mechanical exfoliation procedure is adopted to make thin layered MoS2 samples from 
bulk MoS2 crystals.[66] CVD and other controlled growth methods are also employed in some  





cases to produce MoS2 and other 2D materials. Controlling the thickness of the layered materials. 
during the exfoliation process are very difficult. Fabricated devices with layer controlled MoS2 
and other TMDs are very important because of the thickness dependence, electrical and other 
 Figure 2.4: Mechanical exfoliation using ultra-clean tape (a) ultra-clean tapes ready for use in 
exfoliation (b) tape is peeled off (c) a small piece of bulk piece of TMD is placed on tape (d) second 
piece of peeled off tape is being used to thin the crystal (e) bulk crystal is thinned by repeatedly 
peeling of layer with tape. 
 
physical properties of these materials. Sample exfoliation is one of the most important steps in 
the entire device fabrication process because the cleanliness of the sample has a significant 
impact on the results of the fabricated device. For our purpose of study, the samples were 
exfoliated mechanically. TMD materials are composed of layers held together by weak van der 
Waals interactions.[25] First, an ultralow residue tape (Ultron system R1007 tape) is placed on a 





the tape with the help of fine tweezers. Another ultralow residue tape (Ultron system R1007) 
tape was placed over the first tape containing the MoS2 crystal and pressed hard so that the MoS2 
adheres to both tapes. The top tape was then slowly peeled off. The process was repeated until 
most of the area on the tape is covered with thin MoS2 crystals. SiO2 substrate with gold 
alignment marks were then placed face down on the scotch tape right after Oxygen plasma 
treatment. Treating substrates with Oxygen plasma helps to burn and remove any organic 
residues present on the surface of the substrates. Oxygen plasma treatment allows us to clean 
substrates better. These tapes with SiO2 substrates were then placed on a preheated heating 
plate at 930C with the tape at the bottom and the substrates on top for about 5 minutes. These 
Substrates were then quickly detached from the scotch tape while still on the heating plate. 
Optical microscopy is then used on the Substrates to search for desired samples. This heating 
method has great benefits over the traditional exfoliation method. This heating method improves 
the adhesion between the TMD samples and SiO2 and helps to get thin and large surface area 
layers of TMDs.  It also helps to get higher yield of TMD samples in comparison with the 
conventional exfoliation method. 
          Once the samples are exfoliated, the substrates containing samples are examined under 
optical and Atomic Force Microscopes to select clean ultra-thin samples of the optimum size. 
Clean samples with desired size and shape were selected and imaged under microscopy as shown 
as in images below. Contact mode AFM (Park System XE-70) was used to further characterize the 
thickness and surface morphology. Clear images with resolution down to A0 scale measurement 
can be obtained when characterized by AFM. Once the desired sample is selected under optical 






microscope, then the sample is transferred onto different structures for the device fabrication 
process.  There are basically two different methods for sample transfer, dry transfer, and wet 
transfer. 
                       Figure2.5: MoS2 samples pictured under optical microscopy 
                      Figure 2.6: MoS2 samples pictured under Atomic Force Microscope (AFM). 
2.3 WET PC TRANSFER METHOD AND PREPARATION:  
One of the most common methods of sample transfer is Wet PC transfer, in which 
Polycarbonate (PC) films are used to transfer samples with the help of water. Thin PC film free 
from any possible wrinkles are made and used to pick up the desired sample. The procedure to 





3 ml of chloroform is taken in a glass vial and 0.3 gm of Polycarbonate is put into the 
chloroform. Then the mixture is homogenized using a vibrator. Once the Polycarbonate is 
completely dissolved into chloroform, the PC is ready for the film. 
To prepare a PC film, a pre-cleaned substrate is taken and a drop (about 0.018ml) of PC 
solution is gently placed on it. The PC is flattened with the help of a piece of weighing paper to 
form a wrinkle free film. A small piece of precut PDMS is placed over the film in the area 
containing the sample. A clean blade is used to cut the PDMS along with PC film around the 
sample making a small rectangular shape. The PDMS and PC film outside the cut area is scratched 
off with the help of a blade and taken off so that only the patch of PDMS/PC pieces covering the 
sample remains on the substrate. At this point, we use a few drops of deionized ultra-clean water 
to pick up the patch. The deionized water is placed around the edges of the patch so that it could 
get between the patch and the substrate. Within few minutes, the patch separates from the 
substrate and floats on DI water taking the sample with it. The patch is put upside down with the 
sample on the top surface of a clean glass slide. Nitrogen or Argon gas is blown carefully and 
slowly to dry the patch and sample as any remnants of water drops will cause the transfer to fail.  
The sample picked up by PC film and the PDMS patch is now transferred as follows. 
A clean SiO2/Si substrate is taken. The substrate is placed on a sample holder where an 
optical microscope can be used to search and view the sample.  Now the glass slide with the 
PDMS/PC patch containing the sample is clamped upside down on a micromanipulator in such a 
2.3.1 Preparation of PC 
2.3.2 PC Film Preparation: 





way that the sample can easily reach the SiO2/Si substrate and be seen through the optical 
microscope.  The sample containing on SIO2/Si patch needs to be taken down at the substrate to 
be able to transfer. The substrate is focused and locked in place. Then, the microscope is focused 
on the bottom of the PC layer embedded with PDMS piece.  Once the desired spot pf the sample 
is found, the sample on the PC/PDMS patch is focused and slowly moved downward to align with 
desired spot on the substrate. The process of focusing on the substrate and sample is repeated 
back and forth until the sample is mostly aligned with the target spot on the substrate. At this 
point, the sample is slowly and carefully taken down to the target spot on the substrate in such 
a way that both the substrate and sample are in focus.  If it is not well aligned, then the sample 
can be adjusted, and rotated to align with the substrate. Once the sample is perfectly aligned 
with the desired spot on the substrate, the sample along with the PC/PDMS stack can be lowered 
further onto the substrate. When the sample is on the substrate at the desired location, the glass 
slide is lowered down gently with the help of a micromanipulator so that the sample/PC/PDMS 
patch can be completely covered and pressed onto the substrate.  We ensure that when the stack 
touches the surface of the SiO2/Si substrate, color change is seen from the optical microscope. 
Once it is done lowering, the stack of sample/PC/PDMS is heated at 1350C for 2 minutes. This 
heating can help the sample transfer onto the substrate and separate the PDMS patch from PC 
layer. After 2 minutes of heating, the glass slide is lifted, and the sample transfer stage is slowly 
cooled down to 600C. This lift-up leaves the PC over the sample on the substrate while it lifts the 
PDMS patch with it. 
The substrate containing sample and the PC layer is now quickly put into chloroform and 





for the next 15 minutes. Once the stirring is done, the substrate is taken out from the chloroform 
and subsequently rinsed with IPA (Isopropanol). Finally, the substrate is gently dried with N2 or 




Figure 2.7: Sample transfer process with the help of a micromanipulator and the transfer 
stage (a) TMD sample that is stacked with PC/PDMS pieces is placed on the bottom of a glass 
slide is lowered to align with the desired spot on the Substrate (b) sample approaches the desired 
spot for the final alignment check and touches down completely (c) glass slide is lifted off after it 





minutes. After 5 minutes, the chloroform is replaced with fresh chloroform and stirred 
again for 10 minutes. This process of stirring the substrate containing PC in chloroform dissolves 
the PC film from the substrate. If done well, this process dissolves and cleans PC from the 
substrate very well leaving no PC residue on the sample. Afterwards, the substrate is quickly 
taken out of chloroform and rinsed with isopropanol and dried with gentle flow of Ar or N2 gas. 
2.4 DRY TRANSFER METHOD AND PREPARATION  
 There are some downsides to the wet PC transfer method. When we use the wet PC 
transfer method, all samples on the substrate containing the desired sample will be wasted. With 
wet PC transfer, there is also difficulty in drying out all the water drops from the stack of 
Sample/PC/PDMS. The water drops can cause wrinkles in the sample that is transferred or can 
even lead to the sample breaking. Because of these flaws the dry transfer methods are preferred. 
There are 2 different types of dry transfer methods. 
A flake of 2D layered material is exfoliated on ultraclean blue tape as shown in the figure 
above. When a 2D crystal is thinned enough to give the desired thickness, then the samples are 
exfoliated on SiO2/Si substrates as explained above. PC is made by the procedure explained 
above. A couple of drops of PC liquid is put on a clean and empty substrate (without any samples).     
     The PC is flattened with the help of a small piece of weighing paper. Then a small piece of 
commercial PDMS is placed over PC layer. A clean spot is chosen, and a small patch of PDMS/PC 
is cut with the help a clean and sharp blade. The stack of PDMS/PC is taken off the substrate with 
the help of a few drops of deionized (DI) water. Once the patch is separated from the substrate, 
it is dried by blowing Ar or N2 gas gently. Now this patch of PC/PDMA is ready for picking up 





samples without the use of any water or other liquid. By doing so, we can save all the rest of the 
samples of substrates when we pick up only the desired sample. There is also less chance of 
causing wrinkles in the samples or breaking the samples since it does not contain any water 
drops. Water drops usually create bubbles and ruins the transfer. The stack of PC/PDMS is put 
on a clean glass slide upside down with the PC film on top and PDMS in between the PC film and 
the glass slide. The substrate with the desired sample to transfer is now clamped. The glass slide 
along with the PDMS/PC patch is now placed on a micromanipulator. The microscope is now 
focused on the PC/PDMS patch and the desired sample on the substrate. The glass slide is 
lowered down very close to the desired sample. The optical microscope is focused again on the 
patch and sample. We switch between the sample and patch to make sure the sample is placed 
at the desired spot on the PC film. Once the alignment is done, the glass slide is further lowered 
till it makes contact on the surface of the substrate. Once it is lowered completely, the 
temperature of the stage is raised to 1350C and left for 2 minutes. Then the stage is cooled down 
to 900C and the glass slide is lifted. This usually leaves the PC and PDMS stack on the substrate. 
Sometimes, the glass slide may take the PDMS with itself. In this case, the PDMS piece needs to 
be put over the PC film carefully. Now the stage is cooled to 600C. The PDMS/PC stack is now 
lifted off the substrate’s surface manually with the help of fine tweezers. When the patch is pulled 
off the substrate, it lifts the desired sample with it. The stack is placed on another clean glass 
slide upside down and the same transfer process is repeated until the glass slide is lifted leaving 
PS or PC/PDMS on substrate. The stage is again cooled to 600C and the substrate is quickly put 
into chloroform. The chloroform is stirred for 5 minutes. After 5 minutes, the chloroform is 





 to dry it. The schematic diagram of the sample transfer using PC film is shown in the figure 2.8 
following the steps. 
Figure 2.8:  Transfer of TMD sample (MoS2) onto hBN on SiO2/Si substrate. (a) Glass slide lowered 
to align with the desired spot on the hBN substrate (b) TMD sample is approaching hBN again, 
stirred for 10 minutes. After 10 minutes, the substrate is taken out of the chloroform and 
substrate at the desired spot and for final alignment (c) Lifting off glass slide gently whereas the 






Samples can also be transferred by the dry method using PDMS. This method is relatively 
easy, and less time consuming. This method is also sample efficient. If we are fabricating devices 
from relatively thick samples (5 nm or more), PDMS can be used for transferring the samples. 
The preparation method for PDMS is given as follows. 
 
Figure 2.9: PDMS constituents; Elastomer base (left) and curing agent (right) (b). Mixture of 
Elastomer and curing agent kept in a vacuum chamber to de-bubble. 
 
 PDMS is made using SYLGARD 184 SILICONE ELASTOMER set that contains elastomer and 
a curing agent as shown as in Figure 2.9. 7 grams of elastomer and 0.7 grams of curing agent is 
inserted and mixed well. The mixture is placed in a vacuum for about 30 minutes to settle down 
the bubbles. Once the bubbles are gone, the mixture is poured on a clean 2 by 2-inch glass slide 
and the glass slide is placed on a spin coater. The mixture is spun at the rate of 300 rpm for 35 
seconds. The PDMS will have a thickness of 300um-500 um. The glass slide is then placed on a 
hot plate at 800C for 30 minutes. After 30 minutes, the glass slide is cooled down for 30 minutes 
by lowering the temperature of the hot plate to room temperature.[67] Then clean small 
2.4.2 Dry Transfer Method Using PDMS Film  





rectangular pieces of PDMS are placed over these thinned crystals on ultraclean tape. The 
transparent plastic of ultraclean tape is now placed over PDMS patches and gently pressed. These 
PDMS patches are taken off the ultraclean tape which now contain thin samples of different size 
and shape. These samples are characterized by optical microscopy and AFM to spot clean and 
desired samples on the PDMS. Once the samples are located, a smaller rectangular piece of PDMS 
patch is cut by a blade cleaned by acetone followed by IPA.  Now these samples at the edge of 
small rectangular PDMS patches are ready for transfer. 
2.4.3.1 Sample Transfer  
A clean substrate where the sample will be transferred to is placed on the transfer stage 
and clamped. The PDMS piece containing the sample is placed on a clean glass slide upside down 
using single sided tape. The optical microscope is focused on the sample on the glass slide and 
then focused on the desired spot of the substrate where the sample is intended to transfer to. 
Focus is switched between the two while lowering the glass slide gradually using a 
micromanipulator. When the substrate is seen through the transparent PDMS, the sample at the 
back of the PDMS is aligned at the desired spot of the substrate so that the device fabrication 
goes well. When the sample is aligned with the spot to transfer, the glass slide is further lowered 
using a micromanipulator until it makes contact. The sample should be contacted carefully so 
that the sample does not break and does not get wrinkled. Once the sample is completely in 
contact, then it is left for a minute before the glass slide is lifted. This lift-up process leaves the 
sample at the touched position of the substrate. Finally, the substrate is seen through the optical 






2.5 ELECTRON BEAM LITHOGRAPHY: 
 Electron beam Lithography (EBL) is one of the most useful tools for the device fabrication. 
The standard configuration of SEM is shown below in Figure 2.10. There are several steps 
involved in the electron beam Lithography. 
 
Figure 2.10: Scanning Electron Microscopy (SEM) set up for electron beam lithography. 
First, an electron beam resist (PMMA) is deposited on the substrate.  The electron beam 
resist works as a mask while patterning. Two different types of PMMA are used in general: PMMA 
495KA4 and PMMA 950K-A2. (MicroChem Inc., 495 and 950 denote the molecular weights 
whereas A2 and A4 denote concentration). We have used both types of resists in our projects. 
495A4 is used as the bottom layer coating and 950A2 is used as the top layer coating. For the 
coating process, two drops of 950A2 resist are put onto the surface of the substrate containing 
sample. The substrate is spun for 45 seconds at 4000 rpm. The substrate is baked on a hot plate 
for 5 minutes at 1800C once the coating of the first layer is finished. The substrate is now placed 
on a spin coater for another cycle of resist coating. Then two drops of 950A2 resist are placed on 





the substrate and the spun in the same way followed by 5 minutes of baking. The thickness of 1 
layer of 495A4 and 950A2 PMMA is 80nm and 220nm, respectively. However, the spin rate and 
time depend on the age of the PMMA. The older the PMMA, the higher the thickness is. A small 
crystal of silver paint is carefully put nearby the alignment of the location where the sample is 
located. It helps us to focus on the desired sample and locate it accurately. Another important 
step of electron beam lithography is designing electrodes and running it on the NPGS design cad 
program. NPGS is the program we use to write electrodes on SEM (Hitachi S-2400). 
 
Figure 2.11: Chart indicating the development after e-beam, metal deposition and lift up process. 
(a) Development process after e-beam (b) Ti/Au are deposited as contact electrodes (c) removal 
of PMMA by putting the substrate into Acetone to for the Lift Up 
 
It is very important to be familiar with SEM to be able to write patterns correctly.  In 
general, the narrow electrodes are written with a beam current of 10.0 pA and an area dose of 
250 uC/cm2.  The lithography patterns are taken for development at this point where only the 





IPA in a 3:1 ratio are used along with 3 drops of MEK. The substrate is put into the mixture of 
these chemicals for 1 minutes and 10 seconds. If the patterns are not cleared, the substrate might 
be sonicated for about 10 sec. The substrate is taken out of the chemicals and rinsed with IPA 
and is gently blown with N2 to dry it. The Substrate is now ready for metal deposition. 
This is the last step of the FET device fabrication process. Ti and Au metals are evaporated 
and deposited onto the patterns made with SEM to make electrodes on the device. To evaporate 
metals, Ti and Au, the deposition rates are set 1A/s for both. The thickness of the Ti/Au we use 
in our device is 10nm/40nm, respectively.  The electron beam evaporator is first pumped down 
to the desired pressure which is usually less than 1×10-6 Torr by mechanical means followed by a 
diffusion pump. It is important to clean the chamber and sample holder using IPA after every 
single. The lifetime of the crystal sensor should also be constantly monitored as it is important to 









CHAPTER 3:  DEMONSTRATION OF ACCUMUATION -TYPE OHMIC VAN DER WAALS 
CONTACTS TO NEARLY INTRINSIC WSE 2  
 
In this chapter we demonstrate accumulation-type ohmic contacts formed between a 
nearly intrinsic 2D semiconductor and a degenerately doped 2D semiconductor acting as a metal. 
Dual-gated FETs consisting of degenerately p-doped MoS2 (p+-MoS2) underneath a nearly intrinsic 
(nominally undoped) WSe2 were fabricated as the test structure, where the former serves as 
bottom-contacts and the latter works as the channel material. Degenerately doped Si substrate 
with an hBN/SiO2 dielectric stack was used as the back-gate. A metal top-gate with hBN dielectric 
was also fabricated covering both the channel and parts of the drain/source regions. In these 
devices, the top gate is used to control both the contacts and channel while the back gate is used 
to modulate the channel only (due to the screening by the bottom-contacts). Linear output 
characteristics were observed in both the top-gate and back-gate configurations (with the other 
gate grounded) indicating ohmic behavior. Moreover, back-gated, and top-gated transfer 
characteristics exhibit an equally high ON/OFF ratio exceeding 108 and two-terminal field-effect 
mobility ~ 130 cm2V-1s-1 at room temperature, which could be further improved to approach the 
intrinsic mobility of few-layer WSe2 (~ 200 cm2V-1s-1) by minimizing the series resistance of excess 
p+-MoS2 extending from the drain/source contacts. Because the WSe2 channel is nearly intrinsic 
and the back-gate is unable to modulate the contact region, the presence of a SB would degrade 
the device performance in the back-gate configuration as previously demonstrated in WSe2 FETs 
with Pt bottom-contacts.[38] The ohmic behavior and excellent device performance observed in 
the back-gate configuration provides strong initial evidence of SB-free ohmic contacts in our 





terminal field-effect mobility increase while the contact resistance remains nearly constant, 
further indicating the absence of a SB at the drain/source contacts. 
3. 1 DUAL GATE DEVICE FABRICATION  
Dual-gated WSe2 FETs are fabricated with degenerately p-doped MoS2 bottom-contacts, 
10 nm – 30 nm thick hBN flakes are first exfoliated on degenerately doped Si with 280 nm of 
thermal oxide by a mechanical exfoliation method. Next pairs of degenerately p doped MoS2 
flakes (6 nm -12 nm thick) containing 0.5% of Nb are mechanically exfoliated onto SiO2/Si 
substrates and then picked up from the SiO2/Si substrates and placed on the hBN substrates by 
a dry transfer method using a polycarbonate (PC)/polydimethylsiloxane (PDMS) stamp on a glass 
microscope slide. Subsequently, a 6 nm- 12 nm thick intrinsic WSe2 channel stacked on top of a 
pair of p-doped MoS2 drain/source electrodes also by the dry transfer method and followed by 
dry transferring another hBN flake on top to cover the WSe2 channel and parts of the 
drain/source contacts serving as a top-gate dielectric. Finally, metal top-gate and interconnects 
to the p-doped MoS2 drain/source electrodes, consisting of 10 nm Ti and 40 nm Au, are fabricated 
by electron beam lithography and electron beam assisted metal deposition. A slight overlap 
between the metal top-gate electrode and the drain/source contacts is assured to enable 
electrostatic modulation of WSe2 in both the channel and drain/source regions by the top-gate. 
 Thin flakes of intrinsic WSe2, degenerately p-doped MoS2, degenerately p-doped 
MoS2/WSe2 and hBN are all produced by mechanical exfoliation of bulk crystals and identified 
using optical microscopy and Park-Systems XE-70 noncontact mode atomic microscopy. Bulk 
crystals of intrinsic WSe2 and degenerately p-doped MoS2 and WSe2 are synthesized by chemical 





measured by a Keithley 4200 semiconductor parameter analyzer in a lakeshore cryogenic probe. 
Figure 3.1a, b depicts a schematic diagram and optical micrograph of a dual-gated WSe2 
device composed of a nearly intrinsic (nominally undoped) WSe2 channel on top of two p+-MoS2 
bottom-contacts. To fabricate the dual-gated FETs, 10 − 30 nm thick hBN flakes exfoliated on 
degenerately doped Si with 280 nm of thermal oxide were used as ultra-flat and ultra-smooth 
substrates to minimize dangling bonds and charge traps. The hBN/SiO2 stack was also used as the 
back-gate dielectric.  Next, mechanically exfoliated pairs of p+-MoS2 flakes (6 -12 nm thick) 
containing 0.5% of Nb were placed on the hBN substrates as 2D vdW bottom-contacts by a dry 
transfer method.[70-72] TMDs such as WSe2 and MoS2 doped with 0.5% of Nb have a nearly 
temperature-independent hole-density of  3 − 5 × 1019𝑐𝑚−3.[73] When p+-MoS2 with such a 
high 
Figure 3.1 Side-view schematic (a), and optical micrograph of (b) of a dual-dated WSe2 FETs with 
p+-MoS2 bottom-contacts. The white and orange dashed lines outline the p+-MoS2 contacts and 
the intrinsic WSe2 channel, respectively. The red dashed lines are the boundaries of hBN flakes 
that sandwich the WSe2 channel from top and bottom. The black dashed lines represent the 
outlines of metal electrodes on top the p+-MoS2 contacts and top-gate. 
 
carrier concentration forms a vdW heterojunction with nearly intrinsic WSe2, the space charge 
region in the p+-MoS2 side becomes vanishingly thin (~ 1nm) and almost all the band-bending 





2D metal/semiconductor contact. We chose 6-12 nm thick p+-MoS2 bottom-contacts to ensure 
that they are thick enough to screen the back-gate electric field, while minimizing the step-size 
at the contact edges. Subsequently, a few-layer intrinsic WSe2 channel was stacked on top of a 
pair of p-doped MoS2 drain/source electrodes also by the dry transfer method and followed by 
dry transferring another hBN flake on top to cover the WSe2 channel and parts of the 
drain/source contacts serving as a top-gate dielectric. Finally, metal top-gate and interconnects 
to the p+-MoS2 drain/source contacts, consisting of 10 nm Ti and 40 nm Au, were fabricated by 
electron beam lithography and electron beam assisted metal deposition. A slight overlap 
between the metal top-gate and the drain/source contacts was assured to enable electrostatic 
modulation of WSe2 in both the channel and drain/source regions by the top-gate. By contrast, 
the back-gate electric field is screened by the bottom-contacts and therefore can only tune the 
channel region. 
The total charge in the channel (QTotal) of a dual-gated 2D-semicondctor based FET is determined 
by both the back and top gates: 
𝑄𝑇𝑜𝑡𝑎𝑙 = 𝐶𝐵𝐺𝑉𝐵𝐺 + 𝐶𝑇𝐺𝑉𝑇𝐺 (𝟑.𝟏) 
For the dual-gated WSe2 FET shown in the main text, the back-gate and top-gate capacitances 



















𝑡𝑆𝑖𝑂2𝜖ℎ𝐵𝑁 + 𝑡𝑏𝑡𝑚 ℎ𝐵𝑁 𝜖𝑆𝑖𝑂2
 
=  
3.5 ×  3.9 ×  8.85 × 10−14  𝐹 𝑐𝑚−1
(270 𝑛𝑚 ×  3.5) +  (3.9 ×  27 𝑛𝑚)





3.5 ×  8.85 × 10−14 𝐹 𝑐𝑚−1
49 𝑛𝑚





As shown in Figure 3.2, the top-gate can electrostatically modulate both the channel and 
drain/source contact regions. By contrast, the back-gate is unable to the electrostatically 
modulate the carriers in the contact regions due to screening by bottom-contacts. 
 We chose p+-MoS2 as drain/source electrodes and intrinsic WSe2 as the channel material 
for the following reasons. First, the surfaces of 2D vdW materials are truly atomically flat, while 
the surfaces of transferred elemental-metal contacts have a finite surface roughness  ( ~ 0.3 to 
0.8 nm depending on the metal).[74] Second, degenerately doped 2D semiconductors are 
chemically and environmentally more stable than most metallic 2D layered materials (such as 
NbSe2 and NbS2). Third, the work function of p+-MoS2 with appropriate doping concentration is  
Figure 3.2 Schematic illustration of the electrostatics of the dual-gated WSe2 FET with bottom-
contacts. 
 
larger than the ionization energy of undoped WSe2, which is needed to achieve a SB-free contact 
in the absence of Fermi-level pinning (based on the Schottky-Mott rule). It is important to point 
out that p+-MoS2 with proper doping concentration is critical to the formation of accumulation-
type ohmic contacts. While insufficient doping widens the space charge region in the p+-MoS2 
side, excessively heavy doping of p+-MoS2 may reduce its ionization energy and work function to  
      
   
   
  
   
       
    





such a degree that the work function of p+-MoS2 becomes smaller than the ionization energy of 
the nearly intrinsic WSe2, which can cause a finite positive SBH at the p+-MoS2/WSe2 contact.[75, 
76] Fourth, because p+-MoS2 and WSe2 have similar crystal and electronic structures, sources of 
Fermi-level pinning such as MIGS (arising from the wave-function in metal penetrating into the 
semiconductor) are also minimized at their heterojunction.  Finally, nearly intrinsic WSe2 is 
chosen to maximize the contrast between Schottky and accumulation-type contacts. 
3.2 OUTPUT AND TRANSFER CHARACTERISTICS OF WSE2 FETS  IN BOTH BACK-GATE 
AND TOP-GATE CONFIGURATIONS  
 A distinctive feature of accumulation-type ohmic contacts is that ohmic behavior and low 
contact resistance can be achieved without the need of doping or electrostatic gating of the 
semiconductor in the contact region. By contrast, Schottky contacts (metal/semiconductor 
contacts with a finite positive SBH) require substantial chemical doping and/or electrostatic 
gating of the contact regions to thin down the SB to achieve ohmic-like behavior and reasonably 
good device performance. This distinction between accumulation-type ohmic contacts and 
Schottky contacts is most pronounced when the semiconductor is intrinsic. To demonstrate 
accumulation-type contacts, we first compare the back-gated and top-gated transfer 
characteristics of dual-gated FETs with a nearly intrinsic WSe2 channel and p+-MoS2 bottom-
contacts. In all measurements except otherwise noted, the top-gate is grounded when measuring 
back-gated transfer and output characteristics and vice versa. Figure 3.3 a and b shows that both 
the back-gated and top-gated output characteristics of the device (depicted in Figure 3.1) are 
linear at all back-gate voltages, signifying ohmic behavior. Additionally, the transfer 
characteristics of the WSe2 device measured at 𝑉𝐷𝑆 = −100 𝑚𝑉 exhibit clear p-type behavior 





Figure 3.3 c and d. The high on/off ratio can be partially attributed to the enhancement of on-
current enabled by low-resistance contacts. 
To quantitatively compare the top-gated and back-gated transfer characteristics, field-
effect mobility is extracted from the linear regions of the transfer characteristics in Figure 3.3 c, 










where 𝐶G is gate capacitance (49 nm thick hBN dielectric for the top gate, and equivalent series 
capacitance of 280 nm SiO2 and 27 nm thick hBN substrate/dielectric for the back-gate), 𝐿 is the 
channel length and  𝑊 the channel width. Interestingly, nearly identical two-terminal field-effect 
mobility of ~ 130 cm2V-1s-1 is obtained from both the top-gated and back-gated transfer 
characteristics. 
 This two-terminal mobility value compares well with prior reports of field-effect 
mobilities in few-layer WSe2,[38, 76, 77] and can be further improved to approach the photon-limited 
hole mobility of few-layer WSe2 at room temperature ( ~ 200 cm2V-1s-1) by minimizing the 
parasitic series resistance of the p+-MoS2. The observed linear output characteristics, high on/off 
ratio, and high two-terminal extrinsic mobility provide initial evidence of low-resistance ohmic 
contacts in the WSe2 device. Particularly, the ohmic behavior and high two-terminal mobility in 
the back-gate configuration were achieved without electrostatically doping the nearly intrinsic 
WSe2 in the contact regions, which has not been previously demonstrated in 2D semiconductor-
based FETs to the best our knowledge. Ohmic-like behavior is expected for our top-gated WSe2 





regions to thin down any small positive SB, if present. Moreover, interface states in WSe2 at the 
p+-MoS2/WSe2 contact is minimized due to the relatively weak vdW coupling between p+-MoS2 
and WSe2, which not only diminishes Fermi-level pinning effects but also enhances the top-gate 
control of the contact regions.  The operation mechanism of the top-gated WSe2 FETs with 
bottom-contacts is similar to that of back-gated WSe2 FETs with degenerately p-doped WSe2 (p+-
WSe2) top-contacts as demonstrated in our previous study as well as  top-gated WSe2 FETs with 
prefabricated Pt bottom-contacts.[38, 70] 
 
Figure 3.3 Output (a, b) and transfer (c, d) characteristics of a dual-gated WSe2 FET with p+-MoS2 
contacts measured in the back-gate (a, c) and top-gate (b, d) configurations. The top-gate is 
grounded for back-gate measurements and vice versa.                                                                            
By contrast, the back-gate alone is unable to electrostatically dope the WSe2 in the 
drain/source regions of the WSe2 FET due to electrostatic screening by the bottom-contacts. If 







intrinsic channel material would lead to high contact-resistance and consequently degrade the 
device performance such as on/off ratio and two-terminal mobility.[38] Therefore, accumulation-
type ohmic contacts are essential to achieving good device performance in back-gated WSe2 FETs 
with bottom-contacts and a nearly intrinsic channel. The equally high performance observed in 
the back-gate configuration as in the top-gate configuration (with the other gate grounded) is in 
stark contrast with the behavior of WSe2 devices with Schottky contacts reported in the 
literature,[38, 78] providing strong initial evidence of accumulation-type ohmic contacts in the 
WSe2 device with p+-MoS2 contacts. 
3.3 COMPARISION OF WSE2 FIELD EFFICT TRANSISTORS (FETS) WITH DEGENERATELY 
P-DOPED MOS2 (P + -MOS2) BOTTOM- AND TOP-CONTACTS 
 To compare bottom- and top-contacts in a single device, we have fabricated back-gated 
WSe2 FETs consisting of an intrinsic WSe2 channel and p+-MoS2 asymmetric drain/source 
contacts: one on top and the other from the bottom of the WSe2 channel. Figure 3.4 a, b shows 
an optical micrograph and a schematic of the device, respectively. To minimize the parasitic 
resistance of p+-MoS2, metal electrodes were fabricated close to the vdW junction as shown in 
Figure 3.4 a.  While the WSe2 underneath the top-contact can be electrostatically modulated by 
the back-gate voltage, the WSe2 on top of the bottom-contact is not affected by the back-gate 
due to screening by the bottom-contacts. As shown in Figure 3.4 c, the output characteristics of 
the device are linear and symmetric, indicating that both the top- and bottom-contacts are 
ohmic.  





Figure 3.4. (a) Optical micrograph and (b) schematic illustration of a back-gated WSe2 FET 
asymmetrically contacted by p+-MoS2 (NbMoS2: MoS2 doped with 0.5% Nb) from top and 
bottom. (c) Output characteristics of the device at room temperature for VBG = -10 to -80 V with 
the top-NbMoS2 contact as the source. (d) Comparison of the transfer curves at room 
temperature and drain/source bias voltage VDS = -100 mV of the device when the top-contact 
(black curve) and bottom-contact (blue curve) are biased as source, respectively. 
 
are injected into the WSe2 at the bottom- and top-contacts, respectively. The two-terminal field-
effect mobility for both cases approach the phonon-limited mobility of ~ 200 cm2V-1s-1, indicating 
that the current transport is limited by the channel instead of contacts. The nearly symmetric 
behavior and high two-terminal mobility of the nearly intrinsic WSe2 with asymmetric contacts 
provide further evidence of accumulation-type ohmic contacts with sufficiently high 






 Next, we compare the transfer characteristics of the device in Figure 3.5 with a WSe2 FET 
consisting of a nearly intrinsic WSe2 channel and p+-MoS2 top-contacts as shown in Figure 3.5. 
For fair comparison, the drain/source current is normalized to the length (L) and width (W) of 
channel. Both devices show a high ON/OFF ratio of 108 and comparable normalized current.  
Figure 3.5 Linear and semi-log transfer curves for WSe2 FETs with (a) bottom-NbMoS2 and (b) 
top-NbMoS2 contacts at room temperature with drain/source bias voltages of VDS = -100 mV. 
Here, the current is normalized by both the channel length and width. (c) Comparison of the 
transfer characteristics of both devices normalizing the gate voltage VBG to each device’s 
threshold voltage VTH.              
     
 This finding is also consistent with accumulation-type ohmic contacts, which do not require 
doping or electrostatic gating of the contact regions. 
Although vdW contacts formed between transferred or prefabricated metal-electrodes 
and 2D semiconductors were previously reported to show significantly reduced Fermi-level 
pinning and lower SBH, accumulation-type ohmic contacts have not been reported to the best of 
our knowledge.  Relatively high electrostatic doping of the contact regions (by a gate) was 
required to thin the SB in order to achieve reasonably good contacts in these prior studies. [38, 64, 
78] Particularly, dual-gated WSe2 FETs with pre-deposited Pt bottom-contacts exhibited high 





at room temperature in the top-gate configuration, but negligibly small conductance and two-
terminal mobility in the back-gate configuration (at zero top-gate voltage) due to the presence 
of a substantial SB and intrinsic nature of WSe2.[38] The nearly identical and relatively high two-
terminal field-effect mobilities obtained from the back-gated (with the top gate grounded) and 
top-gated (with the back-gate grounded) transfer characteristics in our WSe2 devices indicates 
that the p+-MoS2/WSe2 vdW contacts are ohmic without the need of electrostatically doping the 
contact regions and have negligible impact on the extracted two-terminal field-effect mobility. 
Ohmic  contacts are important to accurately extracting the field-effect mobility, and non-ohmic 
contacts can lead to either underestimation or overestimation of field-effect mobility in 
nanoscale transistors such as 2D FETs.[79] Overestimation of field-effect mobility is possible in the 
presence of a notable Schottky contact that strongly depends on the gate voltage. This can be 
explained by the strong suppression of drain current by a large SB at low gate voltages but the 
current rapidly increases at higher 𝑉GS as the SB width is reduced by the gate voltage, resulting 
in an increased slope of its transfer characteristic and overestimation of the field-effect mobility 
as demonstrated in one of our recent works.[80] This possibility of field-effect mobility 
overestimation can be ruled out in our WSe2 FETs with bottom-contact because the contact 
regions of these devices are not tunable by the back-gate. 
3.4 TEMPERATURE DEPENDANCE OF TRANSFER AND OUTPUT CHARACTERISTICS OF 
WSE2  FET WITH P + -MOS2  CONTACTS. 
 Another important characteristic that distinguishes accumulation-type ohmic 
contacts from Schottky contacts is that the contact resistance of the former is expected to be 






the absence of a SB while that of the latter drastically increases with decreasing temperature 
when the semiconductor in the contact region is nearly intrinsic and not electrostatically doped 
by a gate due to a decrease in thermionic and/or thermally assisted tunneling through a SB. 
Therefore, if the contacts of our WSe2 devices were Schottky-type (with a finite SB), one would 
expect the on-current in the back-gate configuration (with the top-gate grounded) to be 
increasingly limited by the contact resistance with decreasing temperature. However, the back-
gated output characteristics of the WSe2 device remain linear and the drain/source current at 
the same gate voltage increases with decreasing temperature as shown as in Figure  3.6. This 
observation indicates that the charge transport remains channel-limited rather than contact-
limited as the temperature deceases. As shown in the inset of Figure 3.6c, the two-terminal 
mobility extracted from the linear region of the transfer characteristics (shown in Figure 3.6c) 
also increases from ~ 130 cm2V-1s-1 at room  temperature to ~ 230 cm2V-1s-1 at 180 K, consistent 
with phonon-scattering limited mobility in the WSe2 channel.[22, 70] Furthermore, the threshold 
voltage remains essentially unchanged as the temperature decreases (as shown in Figure 3.6c), 
which is in stark contrast with 2D-semiconductor FETs with Schottky contacts, where the 
drain/source current is increasingly suppressed by a the SB as temperature decreases leading to 
a threshold-voltage shift.[80] It is important to point out that the channel-limited charge transport 
properties shown in Figure 3.6 are achieved in a nearly intrinsic WSe2 channel without 
electrostatically doping the contact regions, which is fundamentally different from WSe2 FETs 
with vdW contacts in the literature because these previously reported WSe2 devices require a 





          To shed additional light on the nature of the vdW contacts used in our WSe2 devices, we 
replaced the p+-MoS2 with p+-WSe2 as the drain/source bottom-contact. The primary difference 
Figure 3.6. Energy band diagram for a heterojunction between a degenerately p-doped (P+) 
semiconductor (semiconductor-2) serving as the source/drain (S/D) and a nearly intrinsic 
semiconductor (semiconductor-1) serving as the channel material for transistors before (left) and 
after (right) the junction is formed with (a) a positive valence band offset occurring when the 
ionization energy of the former is larger than the latter (∆𝐸𝑣 = ∆𝐸𝑖 = 𝐸𝑖2 − 𝐸𝑖1) and (b) a 
negative valence band offset ( 0vE  ). Ei1 and Ei2 are the ionization energies of the two 
semiconductors. 
 
between p+-MoS2 and p+-WSe2 is that the latter has smaller work function than the 
former. In contrast, back-gated WSe2 FETs with a p+-WSe2 bottom-contact as the source exhibits 
increasingly non-linear output characteristics and decreasing current as temperature decreases, 
indicating that the current is limited by the presence of a finite positive SB. Indeed, a small 
positive SBH is obtained for the p+-WSe2/WSe2 contact using a thermionic emission. The SBH is 
  
  
           
           
    
  




           
           
    
  




           
           
    
  
      
  
  
           
           
    
  
      
   
  






determined as the activation energy extracted from Arrhenius plot of current at the flat-band 
gate voltage, where the activation energy starts to deviate from linear dependence of the gate 
voltage. [64, 81-84] However, this technique is based on the condition that the current is 
predominantly limited by thermionic emission and thermally assisted tunneling through a finite 
energy barrier below and above the flat-band voltage, respectably. As the SBH approaches zero, 
such a transition between thermionic emission and thermally assisted tunneling diminishes, 
rendering this method inapplicable to accumulation-type ohmic contacts free of an energy 
barrier. 
The observed qualitative difference between WSe2 FETs with p+-MoS2 and p+-WSe2 
bottom-contacts can be attributed to the larger work function of p+-MoS2 in conjunction with the 
absence of Fermi-level pinning. Figure 3.6d, e schematically shows the energy band diagrams of 
the vdW junctions consisting of a nearly intrinsic WSe2 channel contacted by p+-MoS2 and p+-
WSe2 bottom-contacts, respectively. Here the semiconductor heterojunctions at the 
drain/source contacts are treated as metal/semiconductor contacts because i) the space charge 
region in the p+-MoS2 side of the junction is vanishingly thin (~ 1nm) and thus can be treated as 
surface charge layer, and ii) virtually all of the band bending occurs in the nearly intrinsic WSe2 
side. The alignment of Fermi energy (work function) of the p+-MoS2 (or p+-WSe2) and the valence 
band maximum (ionization energy) of the WSe2 at the contact interface, which determines 
whether the contact is accumulation-type (ohmic) or Schottky-type at the Schottky-Mott limit, 
depends on both the doping concentration and original valence band offset before doping. 
Because degenerate p-doping of TMDs such as MoS2 and WSe2 reduces their ionization energy, 





ionization energy of MoS2 is larger than that of WSe2,[85] it is possible for the p+-MoS2 with 
appropriate doping concentration to have larger ionization energy than that of the WSe2 as long 
as the reduction of ionization energy due to hole-doping is smaller than the valence band offset 
between MoS2 and WSe2. Since the Fermi level of p+-MoS2 lies slightly below (by a few meV) the 
valence band maximum, its work function is expected to be slightly larger than its ionization 
energy. X-ray photoelectron spectroscopy (XPS) measurement shows that the ionization energy 
of p+-MoS2 is substantially larger than that of p+-WSe2. In the Schottky-Mott limit (i.e. in the 
absence of Fermi-level pinning), an accumulation-type ohmic contact (with a nominally negative 
SB for holes) is expected when the work function of the metal (𝛷𝑀 ) is greater than the ionization 
energy (𝐸𝐼 ) of the semiconductor (𝛷𝑀 > 𝐸𝐼) as in the case of p
+-MoS2 contacts (shown in Figure 
3.6d). Although the band offset between p+-MoS2 and WSe2 may be slight reduced by the possible 
formation of a quantum dipole at the vdW interface, the band lineup  is not expected to change 
qualitatively (i.e. the work function of the former remains larger than the ionization energy of 
the latter).[86]  On the other hand, a positive SB occurs for 𝛷𝑀 <  𝐸𝐼  as in the case of p
+-WSe2 
contacts  as shown in Figure 3.6e. 
To elucidate the mechanism responsible for the barrier-free ohmic contacts between an 
intrinsic WSe2 channel and p+-MoS2 drain/source contacts, we fabricated a WSe2 FET with p+-
WSe2 asymmetric contacts: one from the top and the other from the bottom of the WSe2 channel 
as shown in Figure 3.7 a, b. Because the work function of p+-WSe2 is slightly smaller (by ~ a few 
tens of meV) than the ionization energy (the energy difference between the valence band edge 
and vacuum) of intrinsic WSe2, a small SB is expected at their interface even in the absence of 





make it highly transparent, the SB at the bottom-contact cannot be modulated by the back-gate 
due to screening by the bottom-contacts. As shown in Figure 3.7 c, d, the output characteristics 
of the device are nearly linear and symmetric at room temperature and become markedly 
nonlinear and asymmetric with reduced current at 180 K. The nearly symmetric behavior at room 
temperature can be attributed to thermionic emission of carriers over the small SB. As 
temperature is lowered to 180 K, thermal emission current over the SB at the bottom-contact is 
Figure 3.7 (a) Optical micrograph and (b) schematic illustration of a back-gated WSe2 FET 
asymmetrically contacted by p+-WSe2 (NbWSe2: WSe2 doped with 0.5% Nb) from top and bottom. 
(c, d) Output characteristics of the device for VBG = -20 to -80 V with the bottom-NbMoS2 contact 
as the source measured at 300 K and 180, respectively. (e, f) Comparison of the transfer curves 
at VDS = -100 mV when the bottom-contact and top-contact are biased as source, respectively. 
 
suppressed. Consequently, smaller currents are observed when carriers are injected into 
the channel at the bottom-contact (or when the bottom-contact is biased as the source), leading 
to asymmetric output characteristics shown in Figure 3.7 d.  Figure 3.7e, f shows the transfer 





biased as the source, respectively. When the bottom-contact is biased as the source, the SB at 
the bottom-contact is reverse-biased, leading to decreasing current and decreasing two-terminal 
field-effect mobility as temperature decreases from 300 to 180 K (as shown in Figure 3.7e). On 
the other hand, the current and two terminal field-effect mobility increases with decreasing 
temperature when the SB at the bottom-contact is forward-biased as shown in Figure 3.7 f.  
3.5 SCHOTTKY BARRIER HEIGHT AT THE VDW CONTACT BETWEEN NEARLY INTRINSIC 
WSE2 AND P+ -WSE2 
             WSe2 FETs with p+-WSe2 top-contacts are modeled as two back-to-back Schottky diodes 
connected by a WSe2 channel; and our SBH extraction method is based on the thermionic- 
emission-current through a reverse-biased Schottky diode at the flat-band voltage.[64] The 





)[1 − exp (−
𝑞𝑉
𝑘𝐵𝑇
)]                                                           (3.5) 
where 𝐴2D
∗  is the 2D equivalent of Richardson’s constant, T is the temperature, q is the electron 
charge, V is the applied voltage at the junction, and ΦB is the effective barrier height. 
To extract the Schottky barrier height (SBH), the drain-voltage is biased such that |qV| ≫ 
𝑘B𝑇, which makes the term in brackets in equation 3.5 ≈ 1 for the reverse-biased Schottky 
contact. Rearranging equation 3.5 and taking the natural log of 𝐼𝐷𝑆/𝑇
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 From equation 3.6, the slope of ln (
𝐼DS
𝑇3/2
) is proportional to the extracted Φ𝐵 for a 





thermallyassisted tunneling and tunneling current through the SB may become significant at 
more negative gate voltages  (carrier densities) for a hole SB. In this case, the extracted Φ𝐵 based 
on the themionic emission model is expected to be smaller than  the actural SBH. On the other 
hand, an increasingly positive gate voltage increases the channel barrier height, which 
consequently leads to a higher extracted Φ𝐵.  The extracted Φ𝐵 becomes the true SBH at the 
flat-band voltage, below which the extracted Φ𝐵 as a function of gate voltage deviates from its 
linearity (at less negative gate voltages). As shown in Figure 3.8, a SBH of 18 meV is extracted for 
the contact between nearly intrinsic WSe2 and p+-WSe2. It is worth pointing out that the SBH may 
be slightly recduced by a negative gate voltage because band band alignments at vdW junctions 
may be tuned by a gate voltage.[88] Thereore, this SBH is comparable to the energy difference 
Figure 3.8. (a) Schematic illustration of a back-gated WSe2 FET with p+-WSe 2 (NbWSe2) top-
contacts. (b) Arrhenius plots, from which the effective barrier height is extracted. (c) SBH 
determined as the effective barrier height at the flat-band voltage. 
 
between the work function of p+-WSe2 and the ionization energy of nearly intrinsic WSe2 within 
the error bar of SBH measurment (~ a few 10 meV), indicating that Fermi-level pinning is 






3.6 THEORETICAL MODELING OF VAN DER WAALS JUNCT ION CONTACTS IN WSE 2-
BASED P -TYPE FETS   
 We have theoretically studied junctions formed between a degenerately p-doped 
(p+) semiconductor and a nearly intrinsic or lightly p-doped semiconductor with varying valence 
band offset (∆Ev = ∆Ei = Ei2 − Ei1) and acceptor densities (Nai) to comprehensively gain 
physical insights into the nature of p+-MoS2/WSe2 and the p+-WSe2/WSe2 van der Waals (vdW) 
contacts. Figure 3.9 a,b illustrates the band diagram for p+-MoS2/WSe2 and p+-WSe2/WSe2 
contacts, respectively, before the contacts are formed (left) and in equilibrium (right). Here, 
semiconductor-1 denotes the channel material (i.e., WSe2) and semiconductor-2 refers to the 
source/drain contact material (i.e., p+-MoS2 or p+-WSe2).  In these vdW junctions, interface states 
that usually give rise to an atomic scale dipole at the interface of two semiconductors are 
negligible. As a result, Fermi-level pinning effects are nearly absent and the band offsets of the 
two semiconductors are expected to follow the theoretical prediction of Anderson’s rule (also 
known as electron affinity rule). Under the equilibrium condition, the built-in potential is given 
by:





) − ΔEv, (𝟑.𝟕) 
where q is the elementary charge,  ∆Ev = ∆Ei = Ei2 −Ei1 is the valence band offset between 
the source/drain  and channel materials determined by their ionization energy difference as 
shown in Figure 3.9, Nai and Nvi = 2(2πmhi
∗ kBT/h
2)3/2  are the acceptor concentration and 
effective density of states in the valence band of the semiconductors forming the junction, 
respectively, T is temperature, kB is Boltzmann’s constant, h is the Planck’s constant, and mh
∗  is 





semiconductor-1 due to the much higher hole doping in the former, we expect a depletion region 
on the semiconductor-1 side and an accumulation region on the semiconductor-2 side of the 
junction. In these one-sided abrupt junctions, i) most of the potential variation will be inside the 
nearly intrinsic or lightly p-doped semiconductor side (semiconductor-1); and ii) the depletion 
width is relatively small and decreases with increasing doping concentration in the heavily doped 
semiconductor side (semiconductor-2). At sufficiently high doping concentration in 
semiconductor-2, the distribution of electrostatic potential ϕ(x) and electric field E(x) inside the 
heterojunction can be obtained by solving the 1-D Poisson equation under the delta-depletion 














,         for  0 < x < xp ,
  (𝟑.𝟖) 
where ϵ1 is the permittivity of the semiconductor-1 and p(x) is the hole density as a function of 
position. The built-in potential can be expressed as the sum of the potential drop in 
semiconductor-1, ϕ1, and that in semiconductor-2, ϕ2 , given by: 
Vb = ϕ1 + ϕ2. (𝟑.𝟗) 
The potential and electric field in semiconductor-2 can be derived as: 





, (𝟑.𝟏𝟎 𝐚) 
E⃗ (x) = x̂
qNa2
ϵ2
(xp − x), (𝟑.𝟏𝟎 𝐛) 
where  xp = √
2ϵ2ϕ2
qNa2
 is the depletion width in semiconductor-2, and ϕ2  is the potential drop in 





acceptor density in semiconductor-2, a very small depletion width is expected when 
semiconductor-2 is degenerately hole doped. 
 To simplify the calculations, we assume semiconductor-1 is infinitely thick. As discussed 
below, similar results are expected in junctions of semiconductors with finite thickness.  The 
boundary conditions for semiconductor-1 are: ϕ(−∞) = 0 and  ϕ(0−) = −ϕ1. In the region 
where −∞ ≤ x ≤ 0, the hole concertation p(x) can be written as: 
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 We note that positive sign should be selected because the electric field points from 





0). According to the Gauss’s law, the electric displacement field is continuous at the boundary in 
the absence of free interface charges. The relationship between electric fields on both sides of 












] = √2ϵ2qNa2(Vb− ϕ1). (𝟑.𝟏𝟔) 
 
Equation 3.17 must be solved numerically to obtain the voltage drop in semiconductor-1, ϕ1. 
Once ϕ1 is determined, ϕ2  and xp  can be obtained from equations 3.9 and 3.10 a & b. Finally, 
the total charge in the accumulation layer as a function of ϕ1(ΔEv, Na1, Na2) can be expressed 
as: 
Qacc = ϵ1E(0
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 Here, we note that since the accumulation layer in semiconductor-1 is usually within a 
few nanometers[91, 92], the surface charge density calculated using equation 3.16 is very close to 
that obtained with a Dirichlet boundary condition enforced at the edge of a finite-thickness 





  Figure 3.9. Energy band diagram for a heterojunction between a degenerately p-doped 
(P+) semiconductor (semiconductor-2) serving as the source/drain (S/D) and a nearly intrinsic 
semiconductor (semiconductor-1) serving as the channel material for transistors before (left) and 
after (right) the junction is formed with (a) a positive valence band offset occurring when the 
ionization energy of the former is larger than the latter (∆𝐸𝑣 = ∆𝐸𝑖 = 𝐸𝑖2 − 𝐸𝑖1) and (b) a 
negative valence band offset ( 0vE  ). Ei1 and Ei2 are the ionization energies of the two 
semiconductors.  
 
We first consider a p+-MoS2/WSe2 junction as shown in Figure 3.9a. The important physical 
properties used in our calculations are summarized below.[93-97] For semiconductor-1 (intrinsic or 
lightly p-doped multilayer WSe2), relative permittivity ϵ1 = 7.8, effective hole mass 𝑚ℎ1
∗ = 
0.44m0  (where 𝑚0 is the free electron mass), the effective electron mass 𝑚𝑒1
∗ = 0.48𝑚0, 
bandgap energy 𝐸𝑔1  = 1.21 eV, the electron affinity χ1 = 3.69 eV, and the ionization energy 𝐸𝑖1 = 
4.9 eV. For semiconductor-2 (p+-MoS2), ϵ2 = 7.2, varying acceptor concentration 𝑁𝑎2,     𝐸𝑔2 = 
1.23 eV, χ2 = 3.77 eV, 𝑚ℎ2
∗ = 0.44𝑚0, 𝐸𝑖2 = 5.0 eV (which yields ∆𝐸𝑣 = ∆𝐸𝑖 = 𝐸𝑖2 −𝐸𝑖1 =
 0.1 eV). Assuming complete acceptor ionization based on our previous work,[73] the hole 





 from the junction), throughout this section, the temperature T = 300 K. Figure 3.10a presents 
contours of depletion width (𝑥𝑝) as a function of the hole concentrations of p-doped MoS2 and 
Figure 3.10 (a) Contours of depletion width as a function of hole concentrations in p+-MoS2 and 
WSe2 that form the junction. (b) Variation of depletion width with the hole concentration in the 
p+-MoS2 for intrinsic and p-doped WSe2. We note that WSe2 and p+-MoS2 are regarded as 
semiconductor-1 and semiconductor-2 in Figure 3.9a, and their hole concentrations pWSe2 and 
pMoS2 are equal to their acceptor densities 𝑁𝑎1 and 𝑁𝑎2 in Figure 3.9a. 
 
WSe2 in the neutral regions. As shown in Figure 3.10a, the depletion width decreases with 
increasing hole concentration in the p-doped MoS2. For a degenerately p-doped MoS2 with hole 
concentration > 1.35×1019 cm-3 (Figure 3.10b), the depletion width is less than 2 nm and nearly 
independent of the hole concertation in WSe2. In other words, the degenerately p-doped MoS2 
source/drain electrode used in the experiment with hole density > 3×1019 cm-3 has a depletion 
width less than 2 nm. Because charge carriers can easily tunnel through such a narrow depletion 
region, a degenerately doped MoS2 can be essentially treated as a “metal”. Consequently, the p+-
MoS2/WSe2 heterojunction behaves as a metal/semiconductor contact. Since the work function 





be free of a SB in the absence of interface states based on the Schottky-Mott rule, which is 
consistent with our experimental results reported in the main text. Another important feature of 
the p+-MoS2/WSe2 contact is the accumulation of holes on the WSe2 side of the junction, which 
is critical to the formation of accumulation-type ohmic contact. 
 Figure 3.11a presents the contours of the surface areal charge density (𝑝𝑠 =
𝑄acc/𝑞) in the accumulation layer as a function of the hole concentrations in the charge neutral 
regions of p+-MoS2 and WSe2. It can be observed from Figure 3.11a that increasing p-doping of 
MoS2 can increase the total amount of accumulated holes on the WSe2 side of the junction.  As 
shown in Figure 3.11b, a high areal hole density of ~ 4×1012 cm-2 can be obtained in the WSe2 
side for a p+-MoS2 with a hole concentration of ~ 3x1019 cm-3, which is the lower limit of the hole 
concentration in the p+-MoS2 used as drain/source contacts for our experimental study. The p+-
MoS2 and  p+-WSe2 used for the experimental study in this work have a hole density of 3×1019 − 
5×1019cm-3 as determined by Hall measurement.[73] Note that the areal density of the 
accumulated holes in the WSe2 side of the junction is equal to the areal density of ionized 
acceptors in the depletion region inside p+-MoS2 (i.e. the depletion width multiplied by the 
acceptor density in p+- MoS2). This result is as expected because the total positive charge per 
unit area in the WSe2 side of the junction must be equal to the total negative charge per unit area 
in the p+- MoS2 side due to charge conservation. Although an infinitely thick semiconductor-1 
was assumed to simplify the calculations, similar areal density of accumulated holes in 
semiconductor-1 (WSe2) is expected in WSe2 with finite thickness because the areal density of 
accumulated holes in WSe2 is essentially determined by the product of the depletion width and 





depletion width in p+-MoS2 (~1.4 nm for 𝑝 = 𝑁𝑎𝑖 = 3×10
19 cm-3) are rather independent of the 
Figure 3.11. (a, b) Similar to Figures 3.10a and b, but for the areal hole density in the 
accumulation layer in the WSe2 side, 𝑝𝑠 = 𝑄acc/𝑞 [cm
−2]. 
 
hole concentration in WSe2 as shown in Figure 3.11b. Such a result also suggests that the 
depletion region and areal density of accumulated holes are not substantially affected by the 
applied gate voltage that electrostatically tunes the hole concentration in the WSe2 channel of 
FETs. Therefore, the total number of holes in the contact regions of our WSe2 FETs is expected to 
be the sum of accumulated holes and electrostatically induced holes by a top-gate voltage, which 
explains the increase (decrease) of current with a negative (or positive) top-gate voltage as shown 
in Figure 3.9 c. 
 In addition to hole concentration (or acceptor density) in semiconductor-2, the areal 
density of accumulated holes in semiconductor-1 also strongly depends on the band offset. Next, 
we consider a quasi-homojunction formed by a p+-WSe2 and a nearly intrinsic or lightly p-doped 





except for the ionization energy of 𝐸𝑖2 ~ 4.85 meV.  An acceptor concentration of 𝑁𝑎2 = 3×1019 
cm-3 is assumed in the contact electrode. The slight decrease of ionization energy in p+-WSe2 
can be attributed to bandgap reduction due to the hybridization of the wave-functions of Nb 
dopants with the WSe2 host valence band at the center of the Brillouin zone .[75]  In equilibrium, 
a depletion layer is formed in the p+-WSe2 side, whereas an accumulation layer of holes is formed 
in the WSe2 side. Figure 3.12 presents the variation of the areal density of accumulated holes in 
the WSe2 side of the junction as a function of ∆𝐸𝑣 = ∆𝐸𝑖 = 𝐸𝑖2 − 𝐸𝑖1. 
It is seen from Figure 3.12  that the areal hole concentration in the WSe2 side is sensitive 
to the valence band offset or the ionization energy difference (∆𝐸𝑣 = ∆𝐸𝑖 = 𝐸𝑖2 −𝐸𝑖1) and 
decreases with decreasing .iE  As ∆𝐸𝑖  changes from +0.2 to -0.2 V, the areal density of 
accumulated holes in the WSe2 side decreases from ~  0.9×1012 cm-2 to nearly zero.  Because 
degenerate p-doping in TMDs such as MoS2 and WSe2 slightly reduces their bandgap and 
ionization energy, a negative band offset is expected at the p+-WSe2/WSe2 contact (∆𝐸𝑣 =
 ∆𝐸𝑖 = 𝐸𝑖2 −𝐸𝑖1 < 0 ). For instance, an areal density of accumulated holes ~ 0.9×1012 cm-2 is 
obtained for ∆𝐸𝑣 = ∆𝐸𝑖 = 𝐸𝑖2 − 𝐸𝑖1 = −50 meV. Such an areal density is significantly lower 
than that obtained in a p+-MoS2/WSe2 junction with ∆𝐸𝑣 = ∆𝐸𝑖 = 𝐸𝑖2 − 𝐸𝑖1 = 100 meV and at 
the same hole concentration (or acceptor density) in p+-MoS2. Although a positive ∆𝐸𝑣 may not 
be possible in a p+-WSe2/WSe2 quasi-homojunction, it may be achieved with a heterojunction 
structure formed by dissimilar semiconductors, e.g., p+-MoS2/WSe2. The calculation results 
presented in Figure 3.12 further verify our experimental findings that the areal density of 
accumulated holes strongly depends on the band offset between the degenerately doped 





degenerately doped source/drain. Therefore, our calculations confirm that i) a degenerately p- 
doped MoS2 drain/source essentially behaves as a metal because of its extremely narrow 
depletion region, ii) a relatively large areal density of free holes are accumulated in the channel 
Figure 3.12 Areal density of accumulated holes in the WSe2 side plotted as a function of the 
valence band offset (∆𝐸𝑣 =  ∆𝐸𝑖 = 𝐸𝑖2 −𝐸𝑖1 ) varied between -0.2 and 0.2 eV for a p
+-WSe2/p-
WSe2 junction. Here, the hole concentration (or acceptor density) in p+-WSe2 is 3×1019 cm-3 and 
that in WSe2 is varied from intrinsic to 1017 cm-3. 
 
material in contact with source/drain, and iii) the contact is free of an energy barrier. These are 
the defining characteristics of an accumulation-type ohmic contact. 
3.7 IONIZATION ENERGY OF P + -WSE2 DETERMINED BY X-RAY PHOTOEMISSION 
SPECTROSCOPY (XPS) 
 
 To measure the ionization of p+-MoS2 and p+-WSe2, Mono Al with 1486.6 eV photon 
energy was used as the X-ray source with a bias of - 5V applied to the sample for XPS 





ECut-off   and EV are the cut-off energy and binding-energy at the valence-band edge. Figure 3.13 
shows ionization energy of p+-MoS2 and p+-WSe2 determined by XPS. The ionization energy of our 
p+-WSe2 (4.87 eV) is in good agreement with the ionization energy of intrinsic WSe2 in the 
Figure 3.13 Ionization energy of (a) p+-doped MoS2 and (b) p+-doped WSe2 determined by XPS 
band edge (by a few 10 meV depending on the doping concentration), their work function is 
comparable to their ionization energy within the experimental error of XPS measurement. 
 
literature.[98] A considerably larger ionization of 4.98 eV is observed in p+-MoS2. Because of the 
Fermi-level of p+-MoS2 and p+-WSe2 resides inside the valence band slightly below the valence 
band edge (by a few 10 meV depending on the doping concentration), their work function is 
comparable to their ionization energy within the experimental error of XPS measurement. 
3.8 CONTACT RESISTANCE AND ITS  TEMPERATURE DEPENDANCE. 
Next, we quantitatively evaluate the contact resistance and its temperature dependence. 
Although the transfer length method (TLM) is widely used to extract contact resistance of 2D 
semiconductor transistors, it cannot be conveniently applied to our WSe2 devices with p+-MoS2 





uniform contacts, uniform channel width and varying channel length. Alternatively, we extract 
the contact resistance of our WSe2 devices using the Y-function method.  For a long-channel 2D-
semiconductor FET with gate-independent carrier mobility and negligible series resistance (RS)  
at the contacts (in comparison with the channel resistance), a linear dependence of drain-current 
on gate-voltage is expected. The slight sub-linearity of the transfer characteristics exhibited by 
our WSe2 device measured in the back-gate configuration indicates the presence of a non-
negligible RS at the contacts as shown as in figure 3.6 c. 
 As discussed in detail below, the RS is dominated by the parasitic resistance of excess p
+-
MoS2 extending from the p+-MoS2/WSe2 vdW contacts instead of the contact resistance at the 
vdW interface. To rule out the possibility of gate-dependent mobility as an alternative cause of 
the sub-linear transfer characteristics,[99] we also carried out Hall-Effect measurement on a few-
layer WSe2 and confirmed that the hole mobility is nearly independent of gate voltage down to 
180 K (see Section 6 of the Supporting Information). With the presence of a gate independent RS 
at the contacts, the internal drain/source voltage ( VDS) applied on the WSe2 channel is reduced 
to VDS −2IDSRS and back-gate voltage (VBG  ) seen by the channel is correspondingly reduced to 
VBG − IDSRS. The hole-current of our back-gated WSe2 devices in the on-state (|VBG −VTH | ≫






[1 − θ(VBG −VTH)]
(VBG −VTH)VDS, (3.3) 
where θ and μ0 are the mobility attenuation factor and intrinsic mobility, respectively
.[14, 47, 100, 
101] 
Here, μ0 and θ are the only parameters in equation (2) that are not known from the device and 













(VBG −VTH)VDS (3.4) 
to eliminate θ in the expression, where gm ≡ ∂IDS/ ∂VBG  is the trans-conductance of the WSe2 
FET. 
Figure 3.14a. shows the Y-function versus back-gate-voltage for the data shown in Figure 
3.3c.  The intrinsic mobility (µ0) and threshold voltage (VTH) can be directly determined from the 
slope (S1) of the linear fits to the Y-function: S1 = (µ0CBGVBGW/L)
1
2, and VTH = x- temperature 
to ~360 cm2V-1s-1 at 180 K, following a µ ~T−γ dependence with γ ≈ 1.5, in good agreement with 
phonon-limited mobility.[70, 102-104] 




+1] (VBG− VTH)⁄ . (3.18)
Figure 3.14 c shows θ as a function of  VBG for the WSe2 device, from which the series resistance 
(RS) can be estimated by θ = θ0 +2RSµ0CBGW/L.  Here θ0 is the intrinsic mobility attenuation 
factor of the channel, which could be introduced by scattering mechanisms such as remote 
phonon scattering and surface roughness scattering. Since the Hall mobility of our WSe2 devices 
fabricated on ultraclean and ultra-flat hBN substrates is nearly independent of carrier density 
(gate voltage), θ0 is expected to be negligible and consequently θ ≈ 2RSµ0CBGW/L . As shown 
in Figure 4d, the series resistance at each contact is estimated to be RS ≈ 5kΩ from the strong 
inversion region of the mobility attenuation factor and is nearly independent of temperature 





down to 180 K within the error bar. Note that the series resistance consists of the interface 
resistance of the p+-MoS2/WSe2 vdW contact (RI) and a parasitic resistance (RP) of the  
 Figure 3.14 (a) Y-function versus back-gate-voltage plots of the data shown in Figure 3c. (b) 
Temperature dependence of the intrinsic mobility of the device determined using the Y-function 
method. The inset shows a power-law dependence of the intrinsic mobility on temperature. (c) 
The mobility attenuation factor (θ) of the device at different temperatures. (d) The series 
resistance (RS) at the contacts estimated from the Y-function method at different temperature. 
The series resistance here includes the interface resistance (RI) at the vdW contact and the 
parasitic resistance of the p+-MoS2 between the vdW contact and metal electrodes as shown in 
Figure 3.1. 
 
temperature down to 180 K within the error bar.  Note that the series resistance consists of 
the interface resistance of the p+-MoS2/WSe2 vdW contact (RI) and a parasitic resistance (RP) of 
the excess p+-MoS2 between the vdW contact and metal interconnect (RS = RI +RP).  The 
interface resistance at the vdW junction is likely to be much smaller than ~5kΩ because the 
series resistance at the contacts is dominated by the parasitic resistance of excess p+-MoS2 







estimated parasitic resistance due to excess p+-MoS2 beyond the drain/source vdW contacts, the 
transfer characteristics exhibit linear dependence on the back-gate voltage and the two-terminal 
field-effect mobility approaches the intrinsic mobility extracted from the Y-function method, 
suggesting that RI is negligibly small compared to the channel resistance and RP. The nearly 
temperature-independent RS and significantly smaller RI provide further evidence of barrier-
free accumulation-type ohmic contacts. This finding is also in good agreement with the back-
gated WSe2 device with p+-MoS2 bottom-contact, which exhibits a high two-terminal mobility of 
~ 200 cm2V-1s-1. It is worth pointing out that the Y-function method is ideally suited for extracting 
the series resistance at the contacts from the back-gated transfer characteristics in our bottom-
contacted WSe2 FETs because the vdW contact regions is not tunable by the back-gate due to 
















CHAPTER 4 COMPARISON OF DUAL-GATED WSE2  FETS WITH OHMIC AND SCHOTTKY 
VAN DER WAALS CONTACTS  
 The dual-gated FET structure offers an additional knob for tuning the device properties. 
Specifically, back-gated device characteristics measured at different top-gate voltages reveal 
electrostatic doping effects of the contact regions on the device performance, which can be used 
to further distinguish between accumulation-type ohmic contacts and Schottky contacts.  Figure 
4.1 a presents back-gated transfer characteristics of a dual-gated WSe2 FET with p+-MoS2 bottom-
contacts measured at different top-gate voltages ranging from -3 to 3 V. As the top-gate voltage 
(𝑉𝑇𝐺 ) is stepped from -3V to 3V, the threshold voltage (𝑉𝑇𝐻 ) shifts linearly in the negative 
direction at a rate of 
𝑉𝑇𝐻
𝑉𝑇𝐺
≈ 5.6  as shown in Figure 4.1 b. The rate of threshold voltage shift is in 
excellent agreement with the top-gate to back-gate capacitance ratio as expected from 
electrostatic modulation of the channel carriers by both the top-gate and back-gate. Since a 
positive (negative) top-gate voltage depletes (induces) holes in the channel, a more (less) 
negative back-gate voltage is required to turn on the device. However, different from the back-
gate, which is screened by the bottom-contacts, the top-gate in our dual-gated WSe2 device 
modulates both the channel and the contact regions. For instance, a positive top-gate voltage of 
+3V is expected to deplete ~1.2 × 1012 𝑐𝑚−2 holes out of the WSe2 in both the channel and 
drain/source contact regions. Unlike in the channel region, the top-gate induced depletion (or 
accumulation) of carriers in the contact regions cannot be compensated by the back gate due to 
screening by the bottom-contacts.   Particularly, the depletion of holes induced by a positive top-
gate voltage would lead to qualitatively different behavior in devices with accumulation-type 
ohmic contacts and Schottky contacts. If the contacts are accumulation-type with sufficiently 





Figure 4.1 (a) Back-gate transfer characteristics of a WSe2 FET with p+-MoS2 bottom-contacts 
measured at different top-gate voltages. (b) Threshold voltage of the back-gated transfer 
characteristics plotted as a function of top-gate voltage. The threshold voltage is determined by 
linear extrapolation of the transfer characteristics near the threshold voltage as shown in the 
inset. (c) The back-gated transfer characteristics in (a) replotted as a function of gate-overdrive 
(VBG –VTH). 
 
even with a positive top-gate voltage.  On the other hand, if a positive SB is present at the 
contacts, application of a positive top-gate voltage would further increase the depletion width of 
the SB, leading to a rapid increase of contact resistance and subsequently drastic reduction of 
drain/source current. As shown in Figure 4.1c, the drain/source current (𝐼𝐷𝑆) as a function of 
gate-overdrive (𝑉𝐵𝐺 −𝑉𝑇𝐻 ) marginally decreases by ~ 15% at 𝑉𝐵𝐺 −𝑉𝑇𝐻 = 50 𝑉 as the top-gate 
voltage increases from zero to +3V, which can be attributed to the slight increase of the sheet 
resistance of WSe2 at the vdW contacts. Conversely, a negative top-gate voltage induces 
additional holes in the WSe2 side the vdW contacts and consequently decreases the sheet 
resistance of WSe2 in the contact regions, leading to slight increase of drain/source current. These 
results are consistent with our theoretical modeling, which shows a significant area density of at 
least 4 × 1012 cm−2  accumulated holes in the WSe2 side of the p+-MoS2/WSe2 junction and a 
vanishingly thin (~ 1 nm) space charge region in the p+-MoS2 of the contact (which resembles a 
surface charge layer in the metal side of a metal/semiconductor junction. Therefore, our 





combined experimental and theoretical results provide compelling evidence that the p+-
MoS2/WSe2 contact behaves as an accumulation-type metal/semiconductor ohmic contact. In 
order to reduce the contact resistance and enable efficient injection of holes at the Pt/WSe2 
contacts, a significant negative top-gate voltage was required to overcome the SB and turn on 
the device.[38] 
 In order to further verify that the relatively weak dependence of the back-gated transfer 
characteristics on top-gate voltage is due to accumulation-type ohmic contacts, it is important to 
rule out other possibilities, particularly the edge-injection scenario. Based on a two-trajectory 
current-injection model for 2D semiconductor FETs, carriers can be injected from the source 
contact to the channel in two possible trajectories: i) carriers are vertically injected from the 
source contact to the channel material in direct contact with the source material, and 
subsequently driven to the channel; and ii) carriers are laterally injected from the source-contact 
edge to the channel.[105] These two different injection mechanisms are expected to manifest 
differently in our dual-gated WSe2 FETs with bottom-contacts. If carriers are primarily injected 
via the first trajectory, the back-gated transfer characteristics should weakly depend on top-gate 
voltage in the case of accumulation-type ohmic contacts so long as the areal density of 
accumulated carriers at the contacts is substantially larger than that from the electrostatic 
modulation by the top gate, but strongly depend on the top-gate voltage in the case of Schottky 
contacts. On the other hand, if the carriers are primarily injected via the second trajectory, the 
back-gate transfer characteristics are expected to be insensitive to the top-gate voltage for both 
accumulation-type and Schottky contacts. To rule out edge-injection (the second mechanism) as 





top-gate voltage in our WSe2 FETs with p+-MoS2 bottom-contacts, we have also investigated dual-
gated WSe2 FETs with p+-WSe2 bottom-contacts, where a small positive SB is known to be 
present. By sharp contrast, the back-gated transfer characteristics of WSe2 FETs with p+-WSe2 
bottom-contacts exhibit strong dependence on the top-gate voltage, which is similar to dual-gate 
WSe2 with Pt bottom-contacts[38]. 
 As shown in figure 4.2, the back-gated transfer characteristics of a dual-gated WSe2 FET 
with p+-WSe2 bottom-contacts exhibit very low two-terminal conductivity in the entire back-gate 
voltage range at positive top-gate voltages because the back-gate electric field is screened by the 
p+-WSe2 bottom-contacts and is unable to electrostatically induce carriers in the contact region. 
Figure 4.2 (a) Schematic of a dual-gated WSe2 FET with degenerately p-doped WSe2 bottom-
contacts. Back-gated transfer characteristics of the device at different top-gate voltages plotted 
on semi-log (b) and linear (c) and scales. The WSe2 channel thickness is ~10 nm and hBN top-gate 
dielectric is ~ 11 nm thick. 
 
As the top-gate voltage becomes increasingly negative, the drain/source current increases 
because a negative top-gate voltage electrostatically hole-dopes the contact regions. A drastic 
difference between this device and the devices with p+-MoS2 bottom contacts shown in Figure 





the top-gate voltage increases from zero to +3 V, which can be attributed to the presence of a 
small SBH at the contacts as shown in Figure 3.8. 
 This finding indicates that the carriers in our WSe2 devices with vdW bottom-contacts are 
primarily injected vertically through the vdW contact from the source electrode to the channel 
material, and therefore confirms that the contacts between nearly intrinsic WSe2 and p+-MoS2 
are accumulation-type ohmic contacts. Because p+-MoS2 and p+-WSe2 have nominally the same 
doping concentration and very similar electronic structures, the qualitatively different nature of 
the contacts can only be attributed to the higher work-function of p+-MoS2 than that of p+-WSe2 
as confirmed by theoretical modeling. This result strongly suggests that the SBH in the 2D/2D 
vdW contacts sensitively depends on the work function of contact metal and Fermi-level pinning 
is nearly absent. By contrast, a finite positive SB is still present at the vdW contacts between pre-
deposited/transfer Pt and a nearly intrinsic WSe2 despite that the work function of Pt is much 
larger than the ionization energy of WSe2, indicating the presence of Fermi-level pinning effect.[38, 
78]  
Top-gated transfer characteristics measured at different back-gate voltages are also 
expected to behave differently for accumulation-type ohmic contacts and Schottky contacts, 
especially in the subthreshold region. A sufficiently large negative (positive) back-gate voltage is 
expected to populate the channel with the excess holes (electrons), which may lead to different 
switching mechanisms for accumulation-type ohmic contacts and Schottky contacts.[38] Figure 6a, 
b shows the top-gated transfer characteristics of the WSe2 device as 𝑉𝐵𝐺  is stepped from−30  𝑉 
to + 30 𝑉 on linear and semi-log scales, respectively, where a negative (positive) 𝑉𝐵𝐺  shifts 





 As shown in Figure 4.3c, the threshold voltage (𝑉𝑇𝐻 ) shifts linearly with 𝑉𝐵𝐺  in the 
negative direction at a rate of  
𝑉𝑇𝐻
𝑉𝐵𝐺
≈ 0.19, which is consistent with the back-gate to top-gate 
capacitance ratio. At 𝑉𝐵𝐺 = −30 𝑉,  the ON/OFF switching occurs at a positive 𝑉𝑇𝐻 ≈ 2𝑉 
because a positive top-gate is needed to deplete the excess holes induced by the negative 𝑉𝐵𝐺  in 
the channel to ‘turn off’ the device. Because the back-gate electric field is screened by the 
bottom-contacts and unable to induce excess holes in the WSe2 at the contacts, the ON/OFF 
switching mechanism in the top-gated transfer characteristics at 𝑉𝐵𝐺 = −30 𝑉 is determined by 
the nature of contacts, depending on whether they are Schottky contacts or Accumulation-type 
ohmic contacts. For WSe2 FETs with Schottky contacts, the ON/OFF switching occurs at the 
contact regions due to the lower hole density of the WSe2 in the contact than in the channel 
region, which would consequently lead to degradation of SS (or reduced switching sharpness) in 
comparison with the SS resulting from the channel ON/OFF switching.[80] By contrast, the 
ON/OFF switching for WSe2 FETs with accumulation-type ohmic contacts is expected to be limited 
by the thermionic emission of carriers over the channel barrier as long as the accumulated holes 
are only partially depleted by the positive top-gate voltage at the threshold voltage. As a result, 
the SS of WSe2 FETs with accumulation-type ohmic contacts is expected to be independent of the 
are only partially depleted by the positive top-gate voltage at the threshold voltage. As a result, 
the SS of WSe2 FETs with accumulation-type ohmic contacts is expected to be independent of the 
back-gate voltage so long as the contact regions are accumulated with a sufficiently high density 
of holes. At 𝑉𝐵𝐺 = +30 𝑉, the ON/OFF switching occurs at a large negative 𝑉𝑇𝐻 ≈ −10𝑉, which 
can be attributed to the accumulation of excess electrons in the channel induced by the positive 






Figure 4.3. Top-gated transfer characteristics of the device in Figure 4.1 measured at different 
back-gate voltages plotted on linear (a) and semi-log (b) scale. (c) Threshold voltage of the top-
gated transfer characteristics as a function of back-gate voltage. The threshold voltage is 
determined by linear extrapolation of the transfer characteristics the threshold voltage as shown 
in the inset. (d) Subthreshold swing of the top-gated transfer characteristics measured at 
different back-gate voltages. 
 
voltage in the subthreshold region, and therefore the SS is primarily determined by thermionic 
emission over the channel barrier for both Schottky and accumulation-type ohmic contacts. 
As shown in Figure 4.3d, the SS extracted from Figure 4.3b is nearly independent of the back-
gate voltage, indicating that the SS is determined by the thermionic emission over the channel 
barrier for the entire back-gate voltage range between -30 and +30 V and therefore the p+-
MoS2/WSe2 contact is accumulation-type. Back-gate independence of the SS in top-gated 







contrast, the SS extracted from the top-gated transfer characteristics of dual-gated WSe2 FETs 
with p+-WSe2 bottom contacts increases by more than a factor of 4 as the back-gate voltage 
changes from 𝑉𝐵𝐺 = 10 𝑉 to 𝑉𝐵𝐺 = −30 𝑉, which is characteristic of Schottky contacts.  This 
result provides further evidence that the p+-MoS2/WSe2 vdW contact is accumulation-type and 
free of a SB. As a result, holes can be effectively injected from the p+-MoS2 source to the nearly 
intrinsic WSe2 channel even when the accumulated holes in the WSe2 side of the contacts are 
partially depleted by a positive top-gate voltage. Figure 4.4a, b shows the top-gated transfer 
characteristics of the device in Figure 4.3 on linear and semi-log scales, respectively, as 𝑉𝐵𝐺  is 
stepped from−30  𝑉 to + 30 𝑉. In contrast to the constant rate of threshold-voltage shift in dual-
gated WSe2 FET with p+-MoS2 contacts, the threshold-voltage of the dual-gated WSe2 FET with 
p+-WSe2 bottom-contacts shifts at a substantially slower rate at negative back-gate voltages than 
at positive back-gate voltages as shown in figure 4.4c, indicating that the device operation is 
limited by the contact regions when a negative back-gate voltage induces excess holes in the 
channel.[38] Figure 4.4d shows that the SS of the device increases with increasing negative back-






Figure 4.4. Top-gated transfer characteristics of the device in figure 4.3 measured at different 
back-gate voltages plotted on linear (a) and semi-log (b) scales. (c) Threshold voltage of the top-
gated transfer characteristics as a function of back-gate voltage. The threshold voltage is 
determined by linear extrapolation of the transfer characteristics near the threshold voltage as 
shown in the inset. (d) Subthreshold swing of the top-gated transfer characteristics measured at 













CHAPTER 5: CONCLUSION AND FUTURE WORK 
5.1 CONCLUSION 
In conclusion, we fabricated dual-gated FETs by vdW assembly of an intrinsic WSe2 
channel on top of p+-MoS2 bottom-contacts to demonstrate the formation of accumulation-type 
ohmic contacts free of a SB. Fundamentally different from Schottky contacts, the accumulation-
type ohmic contacts demonstrated in this study exhibit ohmic behavior and low-contact 
resistance without the need of doping or electrostatically gating the channel material in the 
drain/source contact regions. We attribute the accumulation-type ohmic contacts to the ideal 
metal/semiconductor interface of a vdW junction consisting of 2D materials with similar 
crystalline and electronic structures. Such an ideal metal/semiconductor contact is free of Fermi-
level pinning effect. Therefore, its SBH is fundamentally determined by the work function of the 
metal and ionization energy of the semiconductor for holes as dictated by the Schottky-Mott 
rule. Because p+-MoS2 behaves as an 2D metal and its work function is slightly larger than the 
ionization energy of WSe2, a strong hole accumulation region develops in the WSe2 side of the 
vdW contact as predicted by the Schottky-Mott rule. Contrary to Schottky contacts, 
accumulation-type ohmic contacts are completely free of a SB. The 2D vdW contacts with 
negligible Fermi-level pinning can also be used as the baseline to study the mechanism of Fermi-
level pinning at the metal/2D-semiconductor interface, which remains a key challenge to achieve 
low-resistance ohmic contacts in 2D-semiconductor-based electronic devices.  Various possible 
Fermi-level pinning factors can be controllably introduced to quantitatively understand their 






5.2 FUTURE WORK 
Van der Waals contact strategy can also be applied to other 2D semiconductors such as 
black phosphorous and Palladium selenide. Black phosphorous has band gap of 0.03 eV at bulk 
and about 2 eV in monolayer.[106] It’s hole mobility which is reported to be >500 Cm2V-1S-1,  which 
has made researcher interested in it.[107] Black Phosphorous (BP) has oxidation problem therefore 
extra precautions need to be taken while exfoliating BP samples, and fabricating BP device.[108] 
Usually BP samples are exfoliated inside inert atmosphere such as glove box. Similarly, BP devices 
are also fabricated inside inert atmosphere such as Glove box to avoid oxidation problem. 
Besides, BP devices are usually encapsulated by some polymers or hBN to avoid possible 
oxidation. The oxidation degrades the BP material. Our current contact strategy can be used to 
improve the contact in BP FETs. When we apply our method in BP, BP is completely passivated. 
In addition, the sample preparation and device fabrication process are completely carried out in 
glove box. Therefore, the BP device remains unoxidized. 
The vdW contacts provide a unique opportunity to understand the impact of disorder at 
the metal/2D semiconductor interface on the Fermi level pinning because structural, chemical or 
electronic disorder can be controllably and independently introduced in these contacts. In the 
future, we will use several different methods to introduce disorder to 2D semiconductors such 
as ion irradiation,[109] plasma treatment[110, 111] and using different substrates to understand how 
different types of defects in the 2D semiconductor channel affect the Fermi-level pinning 
strength. Additionally, 2D semiconductors with a wide range of defect concentrations due to 
5.2.1 Application of vdW contacts on other TMDs 
5.2.2 Controllably and independently introduce various types of disorders in 2D 





different growth conditions (e.g., different stoichiometry) or growth methods (e.g., flux vs. vapor 
transport) will also be investigated. For example, our flux grown WSe2 crystals have shown much 
lower disorder in comparison with vapor transport grown WSe2 crystals as indicated by much 
higher mobility values in the former at cryogenic temperatures. 
A metal in contact with a semiconductor creates evanescent states inside the 
semiconductor which decay exponentially from the interface. The decaying wave-functions of 
the metal electrons form a continuum of metal induced gap states (MIGS). Consequently, the 
Fermi-level of the metal is expected to be pinned to the charge-neutrality level (CNL) of the MIGS. 
To isolate the contribution of MIGS to Fermi-level pinning, it is necessary to exclude other 
contributions such as structural, chemical, and electronic disorder at the junction. Therefore, we 
will fabricate high quality 2D semiconductor on hBN substrate inside a glove box to exclude 
disorder induced interfacial gap states. Several different 2D metals with different work functions 
will be used in this study including NbSe2, PdTe2, and PtTe2. 
 UPS and XPS will be used to characterize the work function and surface chemistry. While 
degenerately doped 2D semiconductors are relatively chemically stable, 2D metals such as NbSe2 
are air sensitive. The work function of NbSe2 can be drastically reduced with even a slight amount 
of oxidation. While reasonably good contacts were made between NbSe2 and few-layer NbSe2 in 
air in our previous study, a finite positive Schottky barrier heigh was still present likely due to the 
surface oxidation of NbSe2.[77] In order to maintain the pristine surfaces of 2D metals, the entire 
exfoliation and vdW assemble processes will be carried out in inert environment inside a glove 
box. In addition, the junction areas will also be encapsulated by hBN in a glove box. The 2D metal 






sample for UPS/XPS characterization will be transferred from the glove box to the UPS/XPS 
system without exposure to air using a vacuum transfer vessel. The work function determined by 
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 We report the fabrication of ohmic van der Waals (vdW) contacts to WSe2 using 
degenerately p-doped MoS2 (p+-MoS2) as a contact-metal. We demonstrate in WSe2 field-effect 
transistors (FETs) that accumulation-type ohmic contacts and high device performance are 
achieved without electrostatically gating the drain/source contact regions despite the nearly 
intrinsic nature of WSe2.  Back-gated WSe2 FETs with p+-MoS2 bottom-contacts (which screen the 
back-gate electric field in the drain/source regions) exhibit linear output characteristics, a high 
on/off ratio of 108, and a high two-terminal field-effect mobility up to ~200 cm2V-1s-1 at room 
temperature. Our theoretical modeling reveals that the p+-MoS2/WSe2 vdW contact behaves as 
a metal/semiconductor ohmic contact signified by a vanishingly thin space charge region of ~ 
1nm in the p+-MoS2 side and a substantial accumulation layer of free holes in the WSe2 side, 
which is further verified by additional temperature dependent and dual-gated measurements of 
WSe2 FETs. We attribute the formation of accumulation-type ohmic contacts free of a Schottky 
barrier to the near absence of Fermi-level pinning at the vdW interface and the work function of 
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